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CHAPTER I
INTRODUCTION
The development of new devices which must be powered by
batteries has given rise to demands for low-power A-D converters .
Such demands may be met in a variety of ways, but when continuous
conversion is not a requirement, one technique lends itself
particularly well to the design of low-power A-D converters , and
that technique is power switching. In this instance, where only
two conversions are required every 1/128 of a second, it seems
evident that the design of a relatively high-sp e ed s y s t em that
could be operated at a low duty-cycle stands a good chance o f
making real savings in power, as long as the components used in
the construction of the device, which would have to be
significantly faster in terms of se t t 1 ing- t ime or s lewing-rate
than most of the ordinary low-power chips, do no t use
proportionately more power. This concept resulte d in a long-term
search for just such components, fast, with rapi d settling t imes
and which did not use so much power that when use d in a low-duty
cycle application, no advantage was gained. A myriad of
calculations and design and re-design were required in order to
reduce the power that the A-D converter used to a minimum.
The following chapters describe the final results of the
above design process, and the means whereby the spec if icat ions
were met in the development of a low-power 15 -b it success ive
approximation A-D converter. In addition, the method of testing
for power consumption and the static tests use d to determine
linearity are described.
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CHAPTER II
CIRCUIT DESCRIPTION AND REQUIREMENTS
2 , 1 Initial Pes ign Requ irement s
The initial design requirements for the low-power, 15-bit
ADC were:
i.) conversion by successive approximation
ii.) bipolar 15-bit conversion
iii.) differential linearity error of + 1/2 LSB max.
iv . ) integral linearity error of £ 1 LSB max.
v.) no missing codes (either through logic or integral
1 inear ity error)
vi . ) input voltage range from + 5 V to - 5 V.
vii.) maximum input frequency of 45 Hz
viii.) conversion from two channels of data
ix.) two conversions (one per channel) every 1/128 sec.
x.) two's-complement form output from logic section
xi.) microprocessor control
xii.) supply voltages of +. 7.5 VDC
xiii.) power consumption of less than 80 mW (analog
sect ion)
2.1.1 Applicability of Pes ign Requirements to Analog Sect ion
Of the above requirements, only (i.) through (vi.), (xii.)
and (xiii.) apply to further discussion, since this thesis only
treats the analog section of the ADC, excluding the s ample- and-
hold section. Since the requirements (vii.) through (ix.) are
fundamentally dynamic performance requirements, they apply only
to the sample-and-hold section, while requirements (x.) and (xi.)
apply only to the logic and microprocessor section.
2.1.2 Additional Pes ign Requ irement s
In addition, it was desired that there be as few adjustments
to the device as possible.
2 .2 Pes ign Philosophy
2.2.1 Power Reduction
Briefly, power reduction is accomplished by performing all
conversions as quickly as possible.
A low-duty cycle of operation is essential to power
reduction in this design.
By careful calculation, devices may be found whose speed and
powe r con sump t ion will result in an optimal design.
2.2.2 Microprocessor and Control Log ic
A low-power microprocessor and control logic section that
operates continuously controls all timing and all operations,
including the successive-approximation A-D conversion.
2.2.3 Approach to A-D Conver s ion
A two-channel samp le-and-ho Id section supplies held data
from either one of the two channels to the ADC section.
Since any voltage may be represented by a sign and a
magnitude, analog-to-digital conversion is carried out by a sign
determination followed by a magnitude conversion. The magnitude
conversion is accomplished by successive-approximation in either
the positive or negative voltage range.
Whether the conversion is carried out in the positive or
negative range is determined by the sign.
This is an optimal algorithm for use with the low-power
14-bit DAC , DAC-KA-14B.
2.3 The Circuit and a Description of Operation
2.3.1 The Circuit
The design is shown in the block and circuit diagram.
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make a bipolar 15-bit conversion by first determining the sign,
then the magnitude, of the held data voltage,
2.3 .2.1 .1 . Sign
The sign, the most significant bit, is determined by means
of one of the comparators in the quad comparator package CMP1
(either a PM339AY or CMP-04 quad comparator), by a comparison of
the held data voltage to ground. (See block diagram on p. 4.)
Determination of sign is allowed 10 microseconds for
comp let ion
.
The value of the sign bit determines whether the logic
section takes its data for the magnitude from the positive or
negative voltage region, as described below.
2.3.2.1.2 Magnitude
The remaining 14 bits of the 15-bit conversion represent the
magnitude of the held data voltage.
These 14 remaining bits are determined by 14-bit successive-
approximation conversion in either the positive half (from +5 V
to V) or in the negative half (0 V to - 5 V) of the full scale
vo It age range .
2.3.2.1.2a Convers ion in the Negative Vo ltage Range
The 14-bit successive-approximation conversions in the
negative voltage range are accomplished by comparison of the
output of Al to the held data voltage.
The operational amplifier Al (OP-37EZ) is the inverting
output of DAC1 (DAC-HA-14B) , which has a positive 5 V reference
voltage input from REF1 (REF-02). Consequently, the voltage
output of Al lies in the negative voltage range.
The comparisons required for successive approximation in the
negative voltage range are accomplished by a separate comparator
in CMP1 (the PM339AY or CMP-04 quad comparator), which is
followed by an inverting level shifter in SW4 to convert the
output to positive-true logic. (See block diagram, p. 4.)
Successive approximation in the negative voltage range
follows standard procedure for the successive-approximation
process in general, with the 14-bit DAC used for DAC1 providing
voltage increments from 2.5 V, initially, down to 305.2 micro-
volts, corresponding to 1 LSB.
Conversion occurs at the rate of 1 bit per 10 microseconds.
2.3.2.1.2b Convers ion in the Posit ive Vo ltage Range
The 14-bit successive-approximation conversions in the
positive voltage range are accomplished by comparison of the
output of A2 to the held data voltage.
The operational amplifier A2 (OP-37EZ) is the inverted
output of Al
,
placing this output in the positive voltage range.
The required comparisons for successive-approximation in the
positive voltage range are accomplished by another separate
comparator in CMP1 , followed by a non-inverting level shifter in
SW4 to provide output in positive-true logic form.
Successive approximation proceeds as described above, with a
rate of 1 bit per 10 microseconds.
2.3.2.2 Power Switching and Timing
With regard to power switching and timing, the circuit was
designed to require only 10 microseconds of warm-up time before
the initial conversion cycle can begin. During this time, the
held data from Channel 1 is allowed to settle.
The optimum timing scheme is shown in Fig. 2.3.
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The 10 microsecond pause after the first conversion allows
time for the analog switches from the 2-channel samp le-and-ho Id
section to change from Channel 1 to Channel 2 and allow the data
voltage output of the analog switches to settle.
The 10 microsecond delay following the second conversion is
merely standby time allowed before turning off power, and is not
absolutely necessary in this design.
The total "on" time is 330 microseconds out of 7812.5 micro-
seconds (1/128-th seconds), which represents a duty cycle of only
4.224 Z. From this, it is clear that the device will only use
4.224 % of the power it would consume if it were on continuously.
This would be the most ideal timing scheme for the device, but in
practice, this is limited by the microprocessor and control
logic
.
The timing schemes used for the linearity measurement and
power measurement had "on" times of 365 microseconds and 360
microseconds, respect ively.
The warm-up time allowed for the differential linearity
error measurement was limited to 10 microseconds, since it is
necessary to demonstrate that 10 microseconds is sufficient warm-
up time for conversion, while 20 microseconds is allowed for
warm-up for the power measurement.
The only other differences are that more time was allowed
after conversion for processor and control logic operations.
2.4 Demons trat ion of C ircuit Performance
The figures below demonstrate the basic operation of the
circuit, showing the successive approximation process performed
in the positive voltage range, the negative voltage range, and
the operation of the circuit with the power supply switched as
previously described.
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CHAPTER III
SOME CONSIDERATIONS IN THE DESIGN OF THE
LOW-POWER ADC AND VERIFICATION
3 . 1 General Considerations
Some of the major considerations in the design of the low-
power, 15-bit, successive approximation ADC were power
consumption, linearity and resolution. In order to design a
system meeting the requirements, many additional effects, such as
settling time, had to be taken into consideration as well.
As a result of these considerations, the following
components were chosen based on the criteria given:
a) The REF-02, which supplies a 5 V reference voltage to the
14-bit DAC , was chosen for low power consumption and rapid turn-
on set 1 1 ing t i me
.
b) The DAC-HA-14B, the 14-bit DAC, was chosen for very low
power consumption, rapid settling time to within +. 1/2 bit, and
tolerance of wide supply voltage ranges.
c) The OP-37EZ precision operational amplifiers, used as
DAC- fo 1 lower s Al and A2 , supply the voltages for successive-
approximation conversion in the negative and positive voltage
ranges respectively. These amplifiers were chosen for relatively
low power consumption, high gain, high gain-bandwidth product,
high slew rate, rapid settling time, (and, theoretically, rapid
settling time after turn-on), as well as very low offset voltages
and currents, a characteristic that is of great importance.
d) The PM339AY or CMP-04 quad comparator, used to make all
voltage comparisons for successive approximation and sign
12
determination, was chosen for low power consumption, high gain
(hence high resolution), high CMRR , rapid small-signal response
time (and, again, theoretically, rapid settling after turn-on).
e) The DG308CJ analog switches, which were used either as
low-power level shifters (SW4), or as power supply switches ( SW1
through SW3), were picked for their extremely low quiescent power
consumption and low "on" resistance and high isolation when
"off".
For specifications for these devices, see Appendix A.
Some of the many design considerations essential to the
proper operation of the circuit as a low-power, 15-bit, ADC are
given be low
:
3.2. Power Con sump t ion
For those devices being power switched, upper bounds for
average power consumption were computed by estimating an upper
bound on power consumption as if all the devices were on
continuously, then multiplying this result by the fractional duty
cycle
.
The fractional duty cycle is simply the fraction of time the
device is on to the total period of the cycle.
Values for upper bounds on the average power consumption
were computed from the specifications for both typical power
consumption and maximum power consumption for the loading con-
ditions used in the circuit.
Details of the exact method by which power was estimated for
each device are given in Appendix B.
The total average power computed for typical and maximum
13
cases are given below. These values were computed for "on" times
of 330 microseconds and 360 microseconds.
Table 3.1. Expected Power Consumption
For 330 mS. "on" time, (4.224% duty cycle),
P d, total, avg.typ " 8 - 345 mW •
P d, total, avg, max 15 ' 550 mW
For 360 MS. "on" time, (4.608% duty cycle),
P d, total, avg, typ * 9 " 105 <° W
Verification of these values is given in Chapter V, since
power consumption falls within the purview of the specifications
for the device .
3 . 3 Wa rm-up o r Tu r n-on T ime
Another important parameter requiring consideration in the
design, the warm-up or turn-on time, was estimated for each
device by the techniques described in more complete detail in
Appendix B, Section B.3.
The estimated and measured values for the turn-on time for
each device are given below.
All were estimated to have warm-up times of less than
10 microseconds, which is the allotted time, and were chosen as
components partly on this basis.
Given below is a table of the estimated and measured turn-on
times for the various components >
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Table 3.2. Turn-on Times for Components, Estimated and Measured,
Component
REF1 (REF-02)
Al (OP-37EZ)
A2 (OP-37EZ)
CMP1 (PM339AY)
Es t ima t ed t
~ 7 .52 pS,
"•0.5 MS.
~
.5 MS .
~ 2.1 mS.
Measured t
" 3 MS .
~ 8 MS.
" 8 MS .
" 3.9 MS.
The values given as measured values for the turn-on times
for each component really only represent the minimum possible
values for the turn-on time.
These values were obtained by observing the output of the
device after turn-on on an oscilloscope, and measuring the time
required for the device to settle to within measurable limits (in
this case, within approximately 1% to 2Z , the limitations on the
resolution of the oscilloscope). Hence, the measured turn-on
times as specified in the above table only represent gross
approxima t ions
.
Without a very high resolution sampling oscilloscope, it
would be very difficult to correctly measure this parameter. The
best indicator for whether or not 10 microseconds is sufficient
turn-on time is the performance of the device itself.
In the figures shown below are the oscilloscope traces of
the actual turn-on transient response for each of the devices
listed in Table 3.2.
15
Fig
. 3.1. Turn-on
transient response,
REF1 (REF-02).
Fig
. 3.2. Turn-on
transient response,
Al
,
A2 (OP-37EZ)
.
Note the relatively
long transient
oscillatory response
C"4 MS.) followed
by settling time.
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Fig . 3.3. Turn-on
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CMP1 (PM339AY)
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The device that deviated the most from expected values was
the OP-37EZ, which had been expected to settle within half a
microsecond. While the device was expected to have an oscillatory
period following turn-on, there was nothing within the
specifications to indicate that this transient oscillatory
response would be so long in duration. Most of the other devices
were reasonably close to their expected values.
The probable cause of this discrepancy is the input
capacitance to the first DAC-fo 1 lower , Al , which is expected to
be " 260 pf. This lengthens the measurement settling time, as
described in Appendix B, Section B.4, and probably the turn-on
settling time as well. A better estimate would be a settling time
of " 5.94 microseconds, (see Table B.2).
3 .4 Measurement Settling Time
Another of the most important parameters to be considered
17
was the measurement settling time, that is, the time required by
the entire device to measure to within +_ 1/2 LSB . , or 1 part in
An approximate analysis (see Appendix B) yields an expected
measurement settling time of roughly 9.1 microseconds per bit.
In the estimate, the DAC-HA-14B requires 7 microseconds for
the current to settle to within 1 part in 2
,
while the
comparator requires "" 2.1 microseconds to respond to a transition
of approximately 1/2 LSB.
We wish to adhere to this settling time schedule as closely
as possible, which requires a very detailed analysis of the
circuit to insure proper settling of the DAC and DAC- fo 1 lower s
.
Due to the output capacitance of the DAC-HA-14B, the output
of the first DAC- fo 1 lower , Al , has a significant 2-pole response
to any inpu t .
The settling time and damping factor for the DAC-fo 1 lowers
are controlled by the value of the feedback capacitor, Cp, for
each of the op-amps.
The detailed calculations required to estimate the best
possible value and allowed values for these capacitors are given
in Append ix B
.
Given in the table below are the estimated and measured
values for the damping factor and settling time to within 1 part
15
in 2 for given values of feedback capacitor, C,, for the first
DAC-follower
, Al
.
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Table 3.3. Expected and Measured Values of Damping Factor,
as a Function of Feedback Capacitor, C f .
.0 pf
5.0 pf
11.0 pf
21 .0 pf
46 .0 pf
59.0 pf
n, Expected
0.0
.249
0.543
1.018
2.136
2.683
n, Measured
0.0
0.06
0.11
0.56
- 1 .0
> 1 .0
In the figures shown below, we see the actual response
(approximately 2-pole) to two consecutive step inputs, the first
being a step input of 2.5 V, the second being an input of an
additional 1.25 V, output from the DAC-HA-14B, for differing
values of C f .
Fig
. 3.4. The 2-pole
response of Al to
two consecutive step
inputs . C £=0 . n=0
.
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.
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Fig. 3 .7. C
f
=21 pf
.
n30.56 .
Fig. 3.8. C
f
=46 pf.
B»l .0.
21
Fig. 3.9. C
f
=59 pf.
n>l .0 .
The calculations explained in Appendix B accurately predict
the fact that an input capacitance to the operational amplifier
(in this case, the output capacitance of the DAC-HA-14B) will
result in a 2-pole response to a step voltage.
Furthermore, they accurately predict the trend for the
damping factor to increase when the value of the feedback
capacitor C
f increases, but numerically, the results tend to
differ, due possibly to any of several factors, the most
important of which are the difference of the output capacitance
of the DAC-HA-14B from specified values, the difference in the
gain-bandwidth-product of the op-amp from specified values and
the existence of higher order poles at high frequencies in the
open-loop response of the op-amp (not taken into account in the
equations), and stray, or parasitic, capacitance.
The value chosen for C
f for the first op-amp, Al , of 59 pf,
22
reflects a choice based on both the estimated and measured
values for damping factor and settling time. This value of Cc
falls within the acceptable range to get less than 7 microseconds
settling time in both cases, while being greater than that
required for the fastest settling time, which occurs when the
damping factor is much closer to unity.
The choice of Cp to give a damping factor greater than unity
adds considerably to noise reduction, since the circuit
configuration is basically that for a low-pass active filter (see
the circuit diagram on p. 5). A large value for C^ reduces the
bandwidth of the filter.
3 . 5 Comparator Resolution and CMRR
Another important consideration to the design is the
comparator resolution.
It is desirable for the gain of the comparator to be as
high as possible, so that it can discriminate very small changes
in voltage, and it is desirable for the CMRR of the comparator to
be as high as possible.
For the comparator to perform properly, it must, as a
minimum , be able to adequately resolve a voltage increment of
1/2 LSB, or 152,6 microvolts out of 5 V, amounting to 1 part in
2
15
.
Therefore, assuming that we desire an output voltage swing
of approximately 10 V for the level shifter to register a logic
change from "0" to "1 " , the gain of the comparator must be
greater than 65,536 and the CMRR must be greater than 90.3 dB
.
The comparator CMP-04 has, typically, a gain of 200,000, a
23
CMRR of 100 dB, and a minimum gain of 80,000 and a minimum CMRR
of 80 dB. This implies that, generally, the comparator CMP-04
will meet specifications. However, some particular comparators
may not
.
No values for CMRR were found for the PM339AY, but it is
assumed that they are approximately the same as for the CMP-04,
since almost all other specifications were the same. The typical
value for gain for the PM339AY was the same as for the CMP-04,
but the minimum gain was given as 50,000, thereby making the CMP-
04 preferred, since in all other important areas the
specifications were the same.
Since some comparators may not meet specifications, some
screening may be required for comparators used in the circuit.
No other comparator was found that could meet power and
settling time specifications and which possessed a minimum CMRR
greater than 90 dB
.
It should be noted that a CMRR as low as 84.3 dB could
actually be considered to be the minimum acceptable criterion
with regard to comparator CMRR, since it would only result in 1
bit of error out of 5 V in either the positive or negative
voltage range. Note that this value is very close to the minimum
specification for the CMP-04.
Since the typical differential linearity error for the
14-bit DAC (the DAC-HA-14B) is + 1/ 2 LSB, or, in our case,
+_ 152.6 microvolts, it is clear that the inclusion of the error
incurred by the comparator in our overall linearity error
estimations will never result in a net worst case differential
linearity error of less than +_ 1/2 LSB.
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This implies that it would be desirable to find a 14-bit DAC
with greater resolution, or find a 15 or 16-bit DAC with
characteristics similar to the DAC-HA-14B. However, no DAC was
found that had anywhere near the low power consumption
characteristics possessed by the DAC-HA-14B which could be
operated from a 7.5 VDC supply, or which could be power switched.
Assuming the use of the comparator CMP-04 in the circuit,
the typical value for the differential linearity error was
estimated to be 160 micro volts, or .524 LSB, while in the
absolute worst case, the differential linearity error was
estimated to be 197 microvolts, or .645 LSB. No missing bits
should occur for a differential linearity error of less than 1
bit .
3 . 6 Noise
With regard to noise, the largest effect to be taken into
account, from a theoretical standpoint, would be the noise from
the sample-and-hold input to the comparators, which was given to
be approximately 50 microvolts p-p . [1].
The nex t- to- larges t effect would result from power supply
ripple due to the discharge of the capacitors of the isolation
network through the analog switches when turned on, and would
amount to an estimated value of 41.2 microvolts. The noise
supplied by the DAC-fo 1 lower s themselves would amount to no more
than 1.5 microvolts p-p.
The largest supply of noise, could realistically be expected
to come from the digital section containing the microprocessor
and control logic, and from cross-talk between the analog
components, all of which the isolation network, to be described
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later, was designed to prevent.
However, nothing can prevent some noise from leaking through
to the analog section by means of stray capacitance and line
inductance. There is no way precisely to predetermine this
amount .
Most of this can be eliminated by proper board layout,
spacing the digital section as far from the analog section as
possible and making sure that the analog ground points are as
close together as possible.
Since the quantity of noise leaking through from the digital
to analog section may not be predetermined, we will omit this
from our calculations. The net resulting noise was calculated to
be 51 microvolts p-p.
3 .7 Isolation Network
It can be considered that noise coming from the digital
control logic (external noise), and noise coming from the
operation of the analog components (which we will consider
"internal noise") both have a fundamental harmonic at 100 kHz,
due to the fact that all major transitions occur in 10
microsecond intervals. An isolation network was designed to
eliminate as much noise from both sources as possible, by placing
two poles of a low pass filter from the external power supply to
each device, and placing three poles of a low pass filter between
each analog device, as shown in the circuit diagram (p. 5).
The resulting isolation, at 100 kHz, was determined, and is
listed in the table below.
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Table 3.4 Isolation at 100 kHz Due to Isolation Network.
Isolation, external: -52.2 dB
Isolation, internal: -128.2 dB
The Bode plots for the isolation network are given on the
f o 1 lowing pages .
27
Fig. 3.10 External Isolation, Bode Plot
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3 . 8 Miscellaneous Sources o f Error
It is necessary to take several miscellaneous sources of
error into account in this design.
Wh ile most of the effects turn out to be negligible, it is
first necessary to show that they are negligible in order to
insure that the design is workable.
Some of the sources of error taken into consideration are
the effect of the supply voltage ripple produced by fluctuations
in supply current due to the operation of an active device
through an analog switch, the supply voltage ripple caused by the
discharge of the isolation network capacitors through the circuit
components when the analog switches supplying current are turned
on, the effect of the offset voltage of the DAC- fo 1 lower s , the
effect of the bias current of the DAC- fol lowers, and the effect
of the offset voltage for the comparators.
3.8.1 Supply Vo ltage Ripp le Due to Operat ion of Act ive
Device through Ana log Switch "On" Resistance
With regard to the effect of supply voltage ripple produced
by the fluctuation of supply current due to the operation of an
active device through the analog switches, the most critical case
of this occurs for the DAC- fo 1 lower s
.
The active operation of the OP-37EZ, in the process of
putting out voltages ranging from V to 5 V, given the loading
conditions shown in the circuit diagram on p. 5, will pull an
additional mA to 1 mA of current through the "on" resistance of
the analog switch, where R Qn is estimated to be
*" 100 Ohms for
the DG308CJ Analog Switch. This will result in a voltage drop
across the analog switch of * V to " 0.1 V. This supply voltage
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ripple will, in turn, result in a small change in the output
voltage of the OP-37 .
It was calculated, however (see Appendix B) that by the time
the output of the DAC-follower had settled to within 1 part in
15
2
,
that the resulting change in the output voltage would only
be affected by approximately 0.2 microvolts, an insignificant
amount. This is due to the high PSRR of the OP-37, which is on
the order of 120 dB
.
The existence of this ripple voltage is graphically
demonstrated in the figure below.
This oscilloscope photograph was taken by allowing the
power supply switches to remain constantly "on", and observing
the trace of the supply voltage to the OP-37 on A-C coupling on
channel 1, while showing the trace of the output of the OP-37 as
the successive approximation is made to an input (data) voltage
of 5 V on channel 2.
Fig. 3.12 Ch. 1
:
Voltage drop across
R Qn of analog switch
due to "active"
component of supply
current. Channel #1
ground actually at
+7 .5 VDC due to A-C
coupling. (20 mV/dv)
Ch. 2: Output OP-37,
for input of +5 V.
(2 V/div) .
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Note that when the output of the DAC-follower has settled to
5 V, that the drop across R has settled to ™ 80 mV , reasonably
close to the predicted value of 100 mV. The actual error produced
by this ripple once the DAC-follower has settled should still be
~ 200 nV, as predicted.
3.8.2 Supp l y Vo 1
t
age Ripple Due to Capacitor Discharge from
Isolation Ne twork
Due to the discharge of the capacitors in the isolation
network through the switches to the circuit components when the
switches are turned on, an exponential decrease with time should
be experienced in the supply voltages to the circuit components,
which will have an effect on their performance.
This effect will be the most critical with regard to the
operation of the DAC- fo 1 lower s .
An analysis similar to that used to obtain results for the
case given previously (where the supply voltage ripple was caused
by the action of the active components) shows that, in this case,
the worst case change in the output voltage with time would be
41.7 microvolts. This will be considered to be part of the
noise of the system.
3 - 8 « 3 Effect of Offset Voltage and Offset Current
One very important effect to take into account is the
combined effect of the offset voltage and offset current of the
operational amplifiers used as DAC- fo 1 lower s .
The final difference in output voltages between the two
amplifiers due to internal offset voltage and offset current
could result in either an overlap or a gap between the positive
and negative voltage range.
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In any case, Che difference in the final offset voltage in
outputs between the two amplifier stages should not exceed 1 bit,
or an error would result.
If the offset resulted in an overlap between the two, an
error would result for a voltage measured in either the positive
or negative voltage range. This would be an error that could be
corrected for by the microprocessor.
However, if the offset resulted in a gap of more than one
bit, there would be a range between the positive and negative
voltage ranges where no comparisons could be made. Any voltage to
lying within this gap could not be measured and would be reported
as either a positive or negative zero. This would not be a
correctable error.
A complete calculation of the effect of offset voltage and
offset current derived in Appendix B in Section B.7.3 and
resulting in (Eq. B.54c) indicates that the best solution to
this problem consists of matching the operational amplifiers Al
and A2 so that the offset voltages and currents are very nearly
equal and that the offset currents for Al and A2 do not exceed
15.2 nA. This should not be difficult, as the typical value for
offset current in an OP-37EZ is approximately 7 nA
.
Bias currents were corrected for in the usual manner by
placing resistors between the positive terminal for the
operational amplifiers and ground. For Al , the resistor value is
10 K, while for A2 , the resistor value is 5 K.
3.8.4 Effect of the Offset o f the Comparators and the
S amp le-and-Ho Id Section
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The effect of the offset of the comparators, when connected
as shown in the circuit diagram (p. 5), is simply that the held
data voltage will appear to be offset by a fixed amount,
typically on the order of 1 bit, assuming that each of the
comparators in the comparator package has approximately the same
offset. This is a reasonable assumption.
If the sample-and-hold section inputting the held data
voltage has an offset (which may be different for each channel)
the final result may be a different net offset for each of the
two channe 1 s
.
3.9. Summary
The most important considerations were power consumption,
turn-on or warm-up time, measurement settling time, comparator
resolution and CMRR , isolation from external noise and cross-talk
provided by the isolation network, and, with regard to the
performance of the circuit around V, the relative offset of the
DAC-fo 1 lower s Al and A2 , which is controlled by the offset
voltage and offset current of each of the DAC-fo 1 lower s
.
Many effects were predicted to be negligible, including the
noise produced by the amplifiers, the effect on the output of the
DAC-fo 1 lowers due to the ripple produced on the power supply
produced by the operation of the op-amps through the "on"
resistance of the switches and the ripple due to the discharge of
the isolation network capacitors through the switches and circuit
components when the switches are closed during "on" time. The
offsets of the comparators and the offsets of the sample-and-hold
will result in a net offset that may be different for each chan-
ne 1
.
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CHAPTER IV
TEST PROCEDURES FOR POWER AND
DIFFERENTIAL LINEARITY ERROR MEASUREMENT
The following is a brief summary of the test procedures
that were applied to the low-power 15-bit successive
approximation ADC.
4 . 1 Powe r Me asu reme nt
The power was measured using the true average power meter
test circuit shown in Fig. 4.1. This test circuit was used in the
automated system shown in Fig. 4.2, both of which are described
in greater detail in Appendix C.
The true average power meter test circuit was designed to
compute the average power to within +_ 1% at DC and within a
bandwidth of 4 decades from 10 Hz to 100 kHz from a measurement
of the instantaneous voltage v(t) and the instantaneous current
i(t) supplied to the device-under-test. The instantaneous current
was measured by measuring the voltage drop across a 3 Ohm
resistor placed in series with the current.
The true average power meter test circuit puts out a DC
voltage proportional to the true average power to within ± 1%
(actually measured to be within " .2 51 typically), plus an
additional error voltage produced by the relatively low ("" 80 dB)
CMRR, and an additional error voltage produced by the offset of
the operational amplifiers used. Both error voltages may be
e 1 imina t ed
.
It is the function of the automated system to eliminate the
errors produced by CMRR and offset by means of the analog switch
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at the input to the current measuring section (see Fig. 4.1.),
which it uses to reverse the leads to the input. The automated
system reads the output voltage of the true average power meter
using the HP345 5A Digital Voltmeter, reverses the leads, takes a
second reading, and the HP 9 84 5 B Computer calculates the voltage
difference and divides by two, thereby eliminating the effects of
offset and CMRR (at low frequency, at least). The resulting
voltage is proportional to the true average power.
To determine this constant of proportionality in this
measurement, it is necessary to calibrate the device before
taking measurements. This is done by using the A-C voltage
measuring capability of the HP3455A Digital Voltmeter to
accurately measure the RMS voltage of a sine wave supplied by the
p r ogr ammab le HP3325A Synthesizer/ Function Generator to a known
resistance. The HP9845B then computes the actual power used by
this known resistance (in this case, a 10 K resistor) and then
measures this power consumption with the true average power
meter, using the method described previously, and computes the
calibration factor.
In a full calibration, the device computes this calibration
factor several times and takes the average calibration factor,
which it uses in all subsequent measurements.
Each measurement then consists of an initial measurement
using the true average power meter, followed by a reversal of
leads to the current measuring section via the analog switch at
the input, which is controlled by the HP9845B, and a second
measurement to eliminate the effects of CMRR and amplifier
offset, and a computation by the computer of the average power.
36
Fig. 4.1.
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HP9845B
COMPUTOR
HP3325A
SYNTHESIZER/
FUNCTION GEM.
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I'GPIO
II UNE
HP3455A
DVM
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j
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POWER METER
TEST CIRCUIT
Vout
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POWER
Vs +
fl
THE KBOVL BLOCK DIAGRAM
SHOWS CIRCUIT CONFIG. AS
USED FOR CALIBRATION
PROCEDURE.
Vsr
DUT
Fig. 4.2. Block diagram, automated test system
38
4 . 2 Differential Linearity Error Measurement
In order to make static measurements of the differential
linearity error, it was first necessary to develop a device
capable of putting out a voltage that could be regulated to
within + 1/2 LSB
.
The device used is the programmable reference voltage test
circuit shown in Fig. 4.3, which is capable of being programmed
by the HP9845B to supply any voltage within the range from
+ 5 VDC to - 5 VDC and regulating it to within + 6 microvolts.
This circuit is described in more detail in Appendix C.
The most essential part of the algorithm used to determine
differential linearity error was, basically, to look for the
voltage that would, when supplied to the 15-bit low power ADC
under test, result in the output of a particular 15 bit binary
code on the average, to within 1/8 LSB.
It is necessary to consider the output binary code represen-
tations for a voltage as having average values, due to the
existence of at least some finite amount of noise in the system.
The differential linearity error may then be determined from
the input voltages required to give a particular output code.
The basic procedure used to measure differential linearity
error is to look for the values of input voltages required to
output a specific value of code on the average to within + 1/8
LSB, then decrement the desired output code and find the voltage
required to output this code on the average to within +_ 1/8 LSB,
and convert the input voltages to their corresponding number of
bits by dividing by the voltage increment for 1 LSB, or 305.2
microvolts. The differential linearity error (see reference [2])
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is then given by (Eq. 4.1)
Diff. Lin. Err. - l(V
i
- Vj_j ) -1
|
(Eq. 4.1)
where Vj and v i_j represent a voltage in bits for the i-th
output code and (i-l)-th output code respectively. Since the
error associated with each V^ is + 1/8 LSB, the error associated
with each differential linearity error measurement is inherently
given by :
Error, D.L.E. * (1/8) * 2
~ 0.177 LSB
1/2
LSB (Eq. 4.2)
The algorithm used to compute the differential linearity
error is given more exactly in Appendix C.
The number of data points for which the differential
linearity error was measured and subsequently averaged was 497,
with approximately 100 data points taken each for input voltage
ranges close to + 5V (output codes 16383 to 16285), close to 2.5V
(output codes 8242 to 8143), close to OV (50 to -49), close to
- 2.5V (-8142 to -8241), and close to - 5V (-16264 to -16383).
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CHAPTER V
RESULTS AND MEASURED VALUES FOR POWER
AND DIFFERENTIAL LINEARITY ERROR
5 . 1 Power Me a sur emen
t
For the power measurements, the table below itemizes for
each component the average power measured, and provides a value
for total average power consumed for the circuit. The test
conditions under which the power consumption for the device was
measured were an input (data) voltage of +5.00000 VDC to both
channels, and power supply voltages of +_ 7.5 VDC.
Table 5.1. Comparison of the Expected Values of Average Power to
Measured Values. (% Error: measured value assumed accurate).
Component P d , Expected Value P d , Measured Value % Error
Iso. Net. & .254 mW , typ .344 + .016 mW 26.2 %
SW1, SW2 , SW3
LSI -0.000 mW, typ .025 + .002 mW 100.0 %
REF1 .691 mW, typ .791 + .002 mW 12.6 %
DAC1 .005 mW, typ .000 + .000 mW
Al 2.074 mW, typ 2.214 + .004 mW 6.3 Z
A2 2.074 mW, typ 2.160 +_ .004 mW 4.0 Z
CMP1 .553 mW, typ .664 + .004 mW 16.3 %
Rpl 1.037 mW, typ .065 + .000 mW 1495.3 I
Rp2 1.037 mW, typ .013 + .000 mW 7876.9 %
Rp3 1.037 mW, typ .010 +_ .000 mW 10270.0 X
SW4 .342 mW, typ .267 + .005 mW 28.1 %
Total P d>avg 9.105 mW, typ 6.554 ± .016 mW 38.9 %
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5.1.1 Exp lanat ion of Resu Its
Note that the large error in the power consumed by the
resistors is only a circumstantial error, since, when the input
(data) voltage is 5 VDC
, the output voltage from the comparators
is always high, and little or no current flows through the
resistors. The typical upper bound on the total power consumed
was computed assuming that these resistors would always consume
the maximum power possible, a deliberate over-estimation.
For most devices, however, the estimations were reasonably
accurate, predicting the actual power consumed to within two-
tenths of a milliwatt or less. If we ignore the power consumption
of the pull-up resistors, we find that, overall, the total power
consumption was within 8.5 1 of the predicted value.
5 . 2 Different ial Lin earity Error and No is e
The following represents the findings with regard to noise
and differential linearity error for a sample of 497 data points:
Table 5.2 Noise and Differential Linearity
Positive Voltage Range, +5V to OV
Avg. Diff. Linearity Error .252 LSB
Std. Dev., Diff. Linearity Error = .352 LSB
Avg . Noise Error =.537 LSB
Avg. Err, Total = .5 93 LSB
Negative Voltage Range, OV to -5V
Avg. Diff. Linearity Error = .240 LSB
Std. Dev., Diff. Linearity Error = .439 LSB
Avg. Noise Error = .462 LSB
Avg. Err, Total = .530 LSB
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Total, Full Voltage Range, +5V to -5V.
Avg . Diff. Linearity Error .247 LSB
Std. Dev., Diff. Linearity Error = .400 LSB
Avg. Noise Error .501 LSB
Avg. Err, Total = .559 LSB
5.2.1 Exp lanat ion of Statistical Resu 1 1 s
The above statistics show that, on the average, over the
entire voltage range, the average differential linearity error
may typically be expected to be .247 LSB.
The typical "spread" of values for the differential
linearity error, represented by the standard of deviation, was
found to be .400 LSB.
The above statistics also show that the average error due to
noise was .501 LSB.
The contribution of both noise and differential linearity
error to the performance error of the 15-bit ADC under test may
be summarized by the average total error, which represents the
error of the device on a per-measurement basis, and was found to
have the value of .559 LSB.
Taking into account that there is an expected error of
.177 LSB in the calculation of any single differential
linearity error, the error associated with the average value
(over 497 measurements) may assumed to be " 0.008 LSB.
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CHAPTER VI
SUMMARY OF EXPECTED AND MEASURED
PERFORMANCE AND CONCLUSIONS
6 . 1 Measured Performance Compared to Pes ign Regu irement
s
Given in the table below are some of the expected and
measured parameters for the performance of the device, as well as
a summary of the actual performance of the device as compared to
the desired performance as given in the original specifications.
Table 6.1 Initial Design Requirements Compared to Rated
Performance .
Desired Performance Measured Performance
i) conversion by successive
approximation: insured by design
ii) bipolar 15-bit conversion: insured by design
iii) differential linearity
error of + .500 LSB: + .247 LSB avg.
iv) integral linearity error
of + 1 LSB: not measured
v) no missing codes: no missing codes detected
in 497 sample data points
vi) input voltage range of +_ 5V insured by design
vii) maximum input frequency of
45 Hz: notrelevantCpropertyof
sarople-and-hold section)
viii) conversion from two
channels of data insured by design (pro-
perty of samp le-and-ho Id)
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ix) two conversions (one per
channel) every 1/128 sec.:
x) two " s-comp leinent form output
from logic section:
xi) microprocessor control:
xii) supply voltages of
+ 7.5 VDC :
xiii) power consumption of
less than 80 mW (analog
section) :
insured by design (pro-
perty of control logic)
insured by design (pro-
perty of control logic)
insured by design (pro-
perty of control logic)
insured by design
6.55 + .02 mW (not
including sample-and-hold
sect ion)
6 . 2 Expected and Measured Pe r f o rmanc
e
Given below in Table 6.2 is a more detailed summary o
f
measured device performance as compared to expected performance.
Table 6.2 Summar y of Expected Device Performance Compared to
Measured Performance.
Expected Performance
i) Power consumption:
9.105 mW ( t yp . upper bound)
ii) Differential linearity
error: + 0.5 LSB
Measured Performance
6 .554 + .016 mW
+ 0.247 LSB ave
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iii) Error due to noise:
excluding external noise
65 uV = .213 LSB
iv) Total avg. error
expected per measurement:
excluding external noise
.543 LSB
.501 LSB
.559 LSB
6 ,3 Conclusions
As can be seen, the above calculated values agree reasonably
well with the measured values.
Generally, this was true, with the most notable exceptions
being that the turn-on settling time for the OP-37EZ amplifiers
was much larger than predicted (having a measured settling time
of 8 microseconds as opposed to the 0.5 microseconds predicted),
and the numerical value of the damping factor as a function of
feedback capacitance was not predicted with great accuracy for
small values of C^ for the DAC-follower Al. The equations did
describe overall, the proper behavior of the op-amp circuit for
reasonable values of input capacitance and feedback capacitance.
6.3.1 Effects Adverse to the Performance of the C ircu it
With regard to most of the expected adverse effects,
calculation usually showed them to be negligible.
In most cases, the presence of the effects could only be
observed indirectly, as with the case of the supply voltage
ripple caused by fluctuations in supply current due to the active
operation of the amplifiers used as DAC-followers through the
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ripple could be directly observed, but the final effect on the
output of the op-amp was too small to be directly observed.
6.3.2 Comparator Noise
One small effect, however, that did have considerable
importance was the voltage and current offset of the op-amps. The
calculations showed that the operational amplifiers would have to
be screened to eliminate the most extreme cases of offset
current .
One effect that was not predicted that did have considerable
influence on the performance of the circuit was the fact that the
comparators were observed to pull sharp pulses of current through
their inputs during transitions, resulting in voltage spikes at
the inpu t s .
These sudden pulses in current are (most probably) the
result of the 1-pole roll-off of the current gain in the input
transistors to the comparators. Any sudden transition in the
collector current of the input transistors due to feedback from
the rest of the circuit during a transition in the output
voltage will result in a sudden impulse in base current as a
result of the lowered current gain with regard to frequency. This
can be clearly seen from s-plane analysis, where it can be easily
shown that, assuming a 1-pole roll-off model for current gain, in
describing base current in terms of collector current, there will
be a term in the description of base current that is proportional
to a time derivative of the collector current. If the collector
current makes a step transition, there will be an impulse term in
the base current .
While, normally, this appears to have little effect on the
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performance of the circuit (as long as the pulse is of too short
a duration for the comparator to retrigger on it, which one would
expect to be true under normal circumstances), it may result in
problems for the circuit at voltages close to the offset of the
compara tors.
When one is measuring a voltage close to the offset voltage
of the comparators, each comparator will oscillate, as one would
normally expect, thereby putting voltage pulses onto the common
line leading from the sample-and-hold section, and causing the
other comparators to trigger on the pulses.
This has the effect of producing very noisy measurements at
close to the offset voltage.
This effect must be corrected for in any modification of the
basic design, as described in the ensuing chapter.
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CHAPTER VII
CIRCUIT MODIFICATIONS
The circuit shown in Fig. 7.1 represents the modifications
made to the original circuit shown in Fig. 2.2 on page 5.
7 • 1 S imilar i t v of Revised C ircu it to Or ig inal C ircuit
The modified circuit in Fig. 7.1 is nearly identical to the
original in that both are designed to meet the same
spec if icat ions, which are given in Chapter II.
Both use power supply switching to reduce power consumption,
and have an identical timing scheme and conversion rate. In
addition, they utilize the same operating principles, insofar as
both circuits are designed to measure the sign and magnitude of a
voltage by comparing the voltage first to ground to measure sign
and then performing successive approximation in either the
positive or negative voltage ranges.
7 . 2 Differences between the Revised and Or ig ina 1 Circuit
The differences between the revised and original circuit are
that only one comparator is used, rather than three, with a
switch (SW3) to select whether the comparator is reading the
output of either Al or A2 , and hence, making the comparisons
required for successive approximation in either the negative or
positive voltage ranges respectively.
7 . 3 Advant ages of Rev is ions
The advantages of this are that there is only one comparator
present to put out the type of noise on the input lines during
output voltage transitions that was described in Chapter 6, and
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since there is no other comparator present to influence the
performance of this comparator, the device should be much
quieter, especially when measuring voltages near the comparator
offset. In addition, there is only one offset to the one
comparator that has to be taken into account, as opposed to three
separate offsets for three different comparators.
7 .4 Princ iple of Operat ion for the Revised Circuit
A single conversion is performed by first measuring sign,
then performing successive approximation in either the positive
or negative voltage range.
The sign measurement is performed by first setting the
analog switch SW3 so that the negative input of the comparator
reads the output of the positive voltage range at the output of
the DAC-follower A2 , which is set to a nominal OV by setting all
14 bits of the DAC (DAC-HA-14B) to "0". The positive input
terminal of the comparator reads the held data voltage. The
resulting comparison represents a measurement of the sign of the
voltage and determines whether the comparisons required for
successive approximation are to be made in the positive or
negative voltage range.
If the voltage to be measured is positive, the status of SW3
remains as it is and successive approximation occurs in the
positive voltage range, with the held data voltage being compared
to the output of A2 .
If the voltage proves to be negative, the control logic
switches S3 so that all comparisons are made to the output of Al.
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APPENDIX A
COMPONENT SPECIFICATIONS
The specifications listed below were obtained from the
specifications for each component under the conditions used in
the actual design (or as close as the given information would
permit). These conditions are supply voltages of 7.5V, and the
loads shown in the circuit diagram Cp. 5).
Table A.l. Circuit Components and Specifications (+. 7.5V Supply)
i) SW1-SW4 (DG308CJ Analog Switches) [3]
R ds (on) 3 10 ° 0hlns (Siliconi- 11 . p. 3-91)
P d,typ,quies. S 15 nW
P d,max,quies. ' K5 mW
'on.typ " 130 nS
'off.typ * 90 ns
ii) LSI (MC14504B Level Shifter) [4]
^d.cc ' - 00075 MA.typ
iii) REF1 (REF-02 5V-Voltage Reference) [5]
V • = 7 .0 Vsup ,min
t on (.U final value) 5.0 /iS
^up.quies. " l -° °>A,typ
= 1 . 4 mA ( max
^oad.max. " 21 -° *
v
out
= 5 - 000 v
>
c yp
« 4.985 V.min
• 5.015 V.max
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iv) DAC1 (DAC-HA-14B, 14-Bit DAC , Std. Version Supply Voltage)[6]
Resolution = 14 Bits
Diff. Linearity Error + 1/2 LSB.typ
t 1 LSB ,max
Integ. Linearity Error = + 1 LSB, max
Reference Input Resistance = 10K
Output Capacitance = 260 pf,max at Output 1
I
out Settling Time 7 uS.max to 1/2 LSB for full-
scale digital input change.
Standard Version Supply Voltage Range +15VDC, -10VDC
Standard Version Isup = 1 ^A,max
P d,typ,quies. = 5 M w
v) Al ,A2 (OP-37EZ Precision Op-amps used as DAC-fo 1 lower s ) [5]
GBW = 42 MHz.typ (63 MHz.typ for + 15VDC supply)
A
vo
^1.2*10 V/V
SR = 14 V/^lS.rise and 13 V/MS,fall
CMRR = 126 dB, falling off at 20 dB/decade at " 5 kHz
R
cm
= 3 GOhms.typ
R. 6 MOhms.typ
1/2
e
n
3 .0 nV/(Hz)
PSRR s 120 dB, falling off at 20 dB/dec. at " 7 Hz,
pos. sup., 125 dB, falling of at 20 dB/dec. at
10 Hz, neg. sup.
E QS = 10 M V,typ
25 MV.max
E os, long-term stability = °- 2 MV/Month
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x
os
= 7 "A.'yp
= 3 5 nA ,max
xtl. a - ± 10 nA
= + 40 nA
V sup Range " i 22 V
I sup,quies. " 2 - 5 "* «
*
yp (PHI, p. 5-144)
P d,quies. * 45 "W.typ (computed from I supiquieS| )
vi) CMP1 (PM339AY or CMP-04 Quad Comparator) I 5
]
A VQ - 200 V/mV,typ
50 V/mV,tnin for PM339AY
80 V/mV,min for CMP-04
CMRR 100 dB.typ for CMP-04
80 dB.min for CMP-04
Input Comm. Mode Vol. Range = V.min to V gupjpos -1.5V
= to 6 .0 V
Large Sig. Response Time « 300 nS.typ for R 5. IK
Small Sig. Response Time = 1.3 u.S,typ for R =5.1K
E QS = + 1.0 mV
,
typ for PM339AY
= +.2.0 mV.max for PM339AY
" ± 0.4 mV, typ for CMP-04
= +.1.0 mV ,max for CMP-04
I
os
= +.3.0 nA.typ for PM339AY
+ 2.0 nA , typ for CMP-04
rbla. = i 25 nA .tyP
^up.pos °- 8 mA.typ
= 2.0 mA ,max
^up.neg = "°- 8 n-A.typ
= -2.0 mA ,max
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APPENDIX B
CALCULATIONS REQUIRED TO DESIGN LOW POWER
15-BIT SUCCESSIVE APPROXIMATION A-D CONVERTER
The following calculations were required to design the low-
power (switched power supply) successive approximation A-D
converter described previously and shown in the circuit diagram
on the following page.
B . 1 Justification for Low Du t y C ycle Method of Power Reduction
That power reduction can be achieved through operation at
low duty cycle, while intuitively obvious, should be proved for
the sake of completeness.
If we let V be the DC supply voltage for a load and I be the
DC current drawn by the load, then the power consumed by the
load, Pj, is given by the equation:
P
d
= VI (Eq. B.l)
If, however, the device or load is power switched with a
period T, out of which it is only on for a period of time tl, so
that then instantaneous voltage and current are given by:
vC t) = V, for < t < t (Eq. B.2a)
i( t) * I, for < t < t
l
, for t| < t < I
(Eq. B.2b)
is shown below:
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vftW V ift)'
t=o ti Tt t--0 ti T
Fig. B.l. Plot of v(t) and i(t) vs. t
Then the average power consumed by the load is given by:
T
P d,avg " (WT)/v(t)i(t) dt
- (1/TH f VI it * fJ J t
(
t
1
/T)*VI
dt)
1
(Eq. B.3a)
(Eq. B.3b)
(Eq. B.3c)
P d,avg " Ctj/T)*?,, (Eq. B.4)
B . 2 Power Consump t ion
From (Eq, B.4) we see that the average power consumed by a
circuit component or load under switched power conditions is
given by the fractional duty cycle, (tj/T), multiplied by the
power consumption of the load under constant "on" conditions, P..
This gives us the basic method we will use to estimate the
average power consumed by the circuit components or loads under
switched power conditions. First, having designed a circuit that
will meet required specifications, we will estimate the power
consumed under constant "on" conditions for each component based
both on the quiescent power consumption values given for that
particular component in their specifications, which we will call
^dq. and the amount of additional power the device or load will
56
consume depending on the loading conditions. This variable we
will consider to be the "active" component of the power, that is,
the component of power consumed by the device under active
conditions, and we will call this variable P^ . In short we are
assuming that we may estimate the total amount of power a circuit
component will use under constant "on" conditions by the formula:
P dq + P da (Eq. B.5)
and that, for the entire circuit, the total power consumed in the
constant on condition is merely the sum of Pj for each chip, or:
p
^ **#.*i f p ^« + Pj a ). totald, total dq d * (Eq. B.6)
From (Eq. B.4), we may estimate the total average power
consumed by the entire circuit by the formula:
P d, total, avg = ^ l /T) * * d total (Eq. B.7)
Shown below are the calculations used to obtain Pj for each
component in the circuit. It should be noted that the values
obtained for each Pj represent "worst case" considerations for
power. That is, each device individually is always assumed to be
operating under conditions within the limits it will encounter in
actual operation within the circuit that will cause it to consume
the maximum amount of power possible, or, in short P . is assumed
to have the maximum value possible for each component and it's
dependent loads ( ie . feedback resistors, load resistors, etc.,
whose current under operating conditions is supplied through the
device's own power supply terminals). In addition, both typical
and maximum values will be considered for the quiescent power,
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corresponding values will be computed for P. .r d ( t yp d ,max
P d , which will be called P, t and P. max These values will
be obtained from the specifications, and as a result,
and P A „„„ which
will represent estimates for power consumption for the devices
and their dependent loads under specified typical and specified
maximum operating conditions. Furthermore, values will be
obtained for P d)total
,
typ and P d
,
t t a X >max
which will represent
the sum of the values obtained for P^ tv _ and Pj for each in-
dividual component and, as such, may be considered to represent
an upper bound for power consumption for the entire circuit for
specified typical and specified maximum cases. Similarly, values
will be calculated from (Eq. B.7) for P d
, to t al , avg , t yp and
also for p d, total, avg max which will represent expected upper
bounds on the total average power consumption for the entire
circuit under specified typical and specified maximum operating
cond it ions .
It is the values for P.
,_ ,_ „ -, „ „ fc „ and P- ,_ t ,d , to t a 1 , a vg , t yp d , t o t a 1 , avg ,max
that will be the important quantities to be approximated by the
calculations for power consumption contained in this section.
In the following subsections, the above described quantities
will have the meanings given, and I will refer to supply
current. In addition, any quantity to which a "+" or "-" is added
in the subscript will refer to the appropriate supply terminal.
Note also that the power consumed by dependent loads (as de-
scribe above) is thrown in with the power consumed by the device,
since the current supplied to a dependent load is pulled from the
supply terminal for the device. By doing this, the results given
for each device should represent what will actually be measured
5*
by the application of a power meter to that device
Also used in the P, calculations are th e equations:
X
s
=
^q + X s< (Eq. B.8)
where I is the quiescent supply current and I is the "active"
supply current due to the load under operating conditions shown,
and :
P
d ' t^*>*(I.. + ' + tT, _)•(!. _) (Eq. B.9)
where (
V
s +
) and (V _) are taken to be + 7.5V and -7.5V.
B . 2 . 1 Pd_ Calculations . Ind iv idua 1 Component s and Dependent
Load s
i) REF1 (Re£-02, 5-V Reference)
VS ,+ -7.5V
REF1
(REF-02)
(DAC-HA-I4B)
Fig. B.2. REF1 Block Diagram
By specification:
IIeq,eyp,+
= 1.0 mA
*.,,- *
° mA
By calcu lat ion
:
I.,
+
" 5V/5K = 1 .0 mA
q ,max ,+
= 1.4 mA
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By calculation, from (Eq, B.8):
li,tfV ,*
= 1
-° + uo mA
= 2.0 mA
r
»,typ,-
=
°
mA
By calculation, from (Eq. B.9):
P d,typ * 15 mW
l e,maK, + " * •* + l -° mA
2.4 mA
0.0 mA
' d .max 18 mW
ii) DAC1 (DAC-HA-14B, 14-Bit DAC , Low Power)
By Specification:
Pj .005 mW
iii) Al and A2 (OP-37's used as DAC followers)
[OK
A/V
VoilT
=5V N
9VS + =7.5V
Ai,2^^^o5V
V
s
,- =
-7.5V
Fig. B.3. Al and A2 Block Diagram
3y specification:
sq. typ ,+ 2.5 mA
2.5 mAsq.typ ,-
3y calcu lat ion
:
[ sa,+
= 5V ^ 5K = 1 .0 mA
5y calculation, from (Eq. B.8):
s q ,max , +
s q ,max
,
2 .7 mA
-2.7 mA
s,typ,+
s
.tyPi
= 2.5 + 1 .0 mA
= 3 . 5 mA
= -2.5 mA
s ,max ,
+
2 . 7 + 1 . mA
3 .7 mA
-
-2.7 mA
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3y calculation, from (Eq. B.9):
P d,typ = 45 -° mW each P d,max " 48 -° mW ^ch
iv) CMF1 (PM339AY or CMP-04, Quad Comparator)
V
s ,-=-7.5V
Fig. B.4. CMP1 Block Diagram
By specification:
^q.typ.t ' °- 8 mA
r
.q,typ,-
=
-°- 8 mA
J
. ,.««*,+ *
2
-° raA
s q , max
,
-2.0 mA
5y ca leu lat ion
:
mA
5y calculation, from (Eq. B.8)
^.typ,*
= °- 8 mA
^.typ,- "°- 8 mA
By calculation, from (Eq. B.9)
I. ™,„ x " 2 .0 mAs , max , +
P d,typ * 12 -° mW 30.0 mW
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v) Rpl,Rp2,Rp3 (10K, 5% Pull-up Resistors)
CMP1
RP1<
Isa+jl
I0K
Vo---75V
Fig. B.5. Pull-up Resistor Configuration
By calcu lat ion
:
By calcu lat ion
P djtyp 22.5 mW each
vi) Pull-down Resistors (3 IMohm Resistors)
!V =-Z5V
CMP1
Fig. B.6. Pull-down Resistor Configuration
By calculation:
P d,typ = - 056 mW each P d,max " - 056 mW each
vii) SW4 (DG308CJ Analog Switch used as a level shifter)
?V5>
+
=7.5VDC «VDC
t
5VDC jjgjT
Ii
R 01J-IOQa
I0K
4-AAAWu_ < i0K '5VDC
•I0K
SW lv
s
5
,-"-Z5V
W»«I#« SV/flOKMOOfl)
Fig. B.7. SW4 Block Diagram
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By specification:
^q.typ.- " -- 001 MA
By calculation:
r
«a,+
= 3 * <5V/(10K+100))
= 1 .485 mA
XM,u»,« = 10 ° "A
^q.typ,- - 100 MA
By ca leu lat ion
:
P d >t yp " 7 -
426 mW p A m = v * 1 -426 + 1 .5 mWa
,
ax
riii) LSI (MC14504B Level Shifter)
V 5VDCJ <j%>,+ = 7.5VDC
LSI
Fig. B.8. LSI Block Diagram
By specification (CMOS-CMOS mode ,AL model):
>q,typ,+ .00075 nk
sq.typ, = -.00075 ilk
5 q ,max ,+
sq ,max ,-
.075 ^A
.075 MA
By ca leu lat ion
:
By calculation, using (Eq. B.8):
^.typ.t * - 00075 MA
l
*,tn .- ' -- 00075 ma
By calculation, using (Eq. B.9)
P d,typ " - 01125 MW
= " mW
s ,max , +
" d ,max
= .07 5 Ilk
-.075 nk
.001125 mW
" mW
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(Note: Assume this device uses " mW in all future cal-
culations or ignore.)
ix) Isolation Network
By calculation:
P d(typ - 10 Ohms * ( S(I Sjtyp> + )
2 2(I Sjtypj .)
2
)
1 Ohms * C( I(I s>typ> + ))
2
( r(I Sjtyp; .))
2
)
= 0.381 mW + 0.244 mW
P d,«x " 10 °h mS * ( 2(I SimaX) + >
2 2(I
s>n, aXi .)
2
)
1 Ohms * (( 2(I s>max> + ))
2
t ( I(I Sjtyp> _))
2
)
= 0.46 5 mW + 0.33 7 mW
P d,typ " °- 625 mW
x) SW1 (DG308CJ Analog Switch used for power switching)
oVSl+ --7.5VDC
lrls<j,f
Ro^lOOa
SW1
V, r=7.5VDC I 1** =r
i'
+
Rp1,«
M Rp2,(+ »
hf CHPtJH
5 A2,w
Fig. B.9. SW1 Block DiagrE
Jy specification:
sq , t yp ,
+
.001 mA
^q.typ,- - -- 001 "A
s q ,max , +
s q ,max ,
= 100 /iA
= -100 nk
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By calculation, where Pj • I,
p
sa
, t yp da , t yp
a) 1 .5 mA .2 25 mW
b) 1 .5 mA 0.225 mW
c) .8 mA .064 mW
d) 3 .5 mA 1 .22 5 mW
s a , max
1 .5 mA
1 .5 mA
2.0 mA
3 .7 mA
da , max
0.22 5 mW
0.22 5 mW
0.400 mW
1 .369 mW
Total : 1.73 9 mW Total
:
2.219 mW
By calculation, using (Eq. B.5):
P d,typ ' !- 739 mW ?A ™=» " 2.219 mW + 1.5 mWd , max
xi) SW2 (DG308CJ Analog Switch used for power switching)
oV
s
+=7.5VDC
Rm~!00n.
Vsr=-Z5VDC
hi* Rp2>,'+'
hf Ain'
h+ REFI.w
hr A1,1- 1
Fig. B.10. SW2 Block Diagram
3y specif icat ion
:
iq,typ,+
sq.typ ,-
.001 MA
.001 nA
5 q ,max , +
3 q ,max ,-
100 /j
A
100 mA
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By calculation, where P da
a)
b)
c)
d)
sa , t yp
-2.5 mA
1.3 mA
3 .5 mA
2 .0 mA
da
, t yp
0.6 2 5 mW
0.225 mW
1.225 mW
0.400 mW
I P
s a ,max da ,max
-2 .7 mA 0.729 mW
1 .5 mA 0.225 mW
3 .7 mA 1 .369 mW
2 .4 mA 0.576 mw
Total : 2.475 mW Total : 2 .899 mW
By ca leu la t ion , . us ing (Eq. B.5):
P d,typ 2 ' 475 ™W
xii) SW3 (DG308CJ Analog Switch used for power switching)
Vs ,f=7.5VDC
*Is<i.
+
R«-IOOJl
SW3
Is,7* T
-Z5VDC
iS CMP1/-'
^"
A2,'-)
Fig. B.ll. SW3 Block Diagram
Jy specification:
sq, typ ,+
sq.typf-
.001 ma
-.001 ma
s q ,max ,
+
s q ,max , -
100 iiA
-100 nA
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By calculation, where Pj, I„„ * R„„ , R„„ 100 Ohms :
ti ti S3 on on
I P
sa , t yp da , typ
a) -0.8 mA 0.064 raW
b) -2.5 iiA 0.625 mW
c) .A mW
d) mA mW
s a ,max da ,tnax
-2.0 mA 0.400 mW
-2.7 mA
mA
mA
0.7 29 mW
mW
mW
Total : 0.689 mW Total: 1 .129 mW
By calculation, using (Eq. B.5):
P d,typ ' °- 689 mW P , _ = 1 .129 mW + 1.5 mWd , max
From the above results, it is possible to calculate values
for P d,avg,typ and P d,avg,max for each from (E<1* B ' 4) « Note that
in the cases of the DG308CJ Analog Switches, for the maximum
case, since they are not power switched, the quiescent power of
1.5 mW must be taken into account separately, so that, for
example, in the case of SW3 above:
P d,avg,max = (c l/ T) * 1.129 raW 1.5 mtf (Eq. B.lOa)
whereas, in the typical case, since we can ignore the quiescent
power, we would estimate:
P d,avg,typ = (C 1 /T) * °' 689 mW (E<1- B ' 10b)
This will be true for SWl , SW2 , SW3 , (and also for SW4, as
will be shown)
.
Similarly, since the supply to the DAC-HA-14B is not power
switched, and it's only contribution to power is (in our approx-
imation) simply quiescent power, then we would have to assume:
Pd,avg,typ " P d,typ " °- 005 mW
and
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P d, avg, max " P d,max " °-°° 5 mW
In addition to the above exceptions, the power through the
isolation network is treated as though power switched, since the
current flowing through the resistors is indeed switched. The
active component of power through SWA may be treated as power
switched, since the outputs of the comparator will go to ground
when the power to the comparator is switched off, thereby opening
the switches in SW4 and shutting off the flow of current through
the pull-up or pull-down resistors. Therefore, the values for
P d,avg,max and P d,avg,typ wil1 be obtained in the manner
described above for SWl , SW2 , and SW3
.
Of greater significance, the estimated total average power
for the typical and maximum cases will be computed for the entire
circuit, given by ?
d
,
t t a
x
,
avg
,
t yp
and P d , 1 t
a
!
,
avg >max •
B.2.2 Compu ted Va lues for Pd . avg 1 1 yp . Pd . avg .max
,
Pd
. to tal .avg . t yp and Pd . to t al .avg .max .
The following tables were constructed to display the calcu-
lations obtained by the methods described above. The limits on t
i
are that tj lies between 330 and 375 microseconds. The limit of
375 microseconds occurs in the practical adaptation of the
circuit, given limits on microprocessor performance in the
control logic, while 330 microseconds represents the desired
value for ti.
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Table
P
B.l. Computed Values for d , avg
, typ » ' d , avg ,max
'
d
, t o t a 1 , avg , t yp , and P d , to t al , avg ,max '
i) Case I; t
1
=330 nS , T = 7812.5 MS, ( t j /T) =0 . 04224 (4.2%)
Component P d,typ p d , avg
|
typ p d
,
max p d ,avg ,max
Iso
. Net . 0.625 mW .026 mW 0.802 mW 0.034 mW
LSI
SW1 1 .739 0.073 {2.219
+ 1.5)
1 .594
SW2 2.475 0.105 (2.899
+ 1.5)
1 .622
SW3 0.689 0.029 (1.129
+ 1.5)
1 .548
REF1 15.000 0.634 18.000 0.760
DAC1 0.005 0.005 .005 0.005
Al 45.000 1 .901 48.000 2.028
A2 45.000 1 .901 48.000 2.028
CMP1 12.000 0.507 30.000 1 .267
Rpl 22.500 0.950 22.500 0.950
Rp2 22 .500 0.950 22.500 0.950
Rp3 22.500 0.950 22.500 0.950
SW4 7 .426 0.314 (7 .426
+ 1.5)
1 .814
Total
:
8.345 mV Total
:
15.5 50 mW
P d, total, avg, typ " 8 - 345 mW P d, total, avg.max " 15 - 550 mH
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ii) Case II; tj-375 JlS , T=7812.5 MS, ( t
x
/ T) =0 . 048 (4.8%)
Component
d
, typ p d , a vg , t y
p
p
d ,max p d , avg , max
Iso . Ne t . 0.625 mW 0.030 mW 0.802 mW .039 mW
LSI
SW1 1 .739 0.083 (2 .219
+ 1.5)
1 .607
SW2 2.475 0.119 (2.899
+ 1.5)
1 .639
SW3 0.689 0.033 (1.129
+ 1.5)
1 .554
REF1 15.000 0.720 18.000 0.864
DAC1 0.005 0.005 0.005 0.005
Al 45.000 2 .160 48.000 2.304
A2 45.000 2 .160 48.000 2.304
CMP1 12 .000 0.576 30.000 1 .440
Rpl 22 .500 1 .080 22.500 1 .080
Rp2 22.500 1 .080 22.500 1 .080
Rp3 22.500 1 .080 22 .500 1 .080
SW4 7 .426 0.356 (7 .426
+ 1.5)
1 .856
Total: 9.482 mW Total: 16 .852 mW
P d, total, avg, typ " 9 - 482 mW P d, total, avg, max " 16 - 852 ™W
The above tables summ arize our expected upper bounds on
power consumption for the different values of the duty cycle
encountered in the experiment.
For a duty cycle of 4.224% C 330 uS of "on" time ) we may
expect the maximum power consumption to lie between 8.345 mW and
15.550 mW, and for a duty cycle of 4.800%, between 9.482 raW and
16.852 tnW.
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B .3 CaXcu lat ions Requ ired for Turn-on Se 1 1 1 ing Time
In order to insure that all of the switched components of
the device could be turned on and settle sufficiently within the
allowed warm-up time of 10 microseconds to allow measurement with
15 bits of resolution, the turn-on settling time to within 15
bits (an error of 1 part in 2
, or .0000305) was calculated from
the specifications for each device being power switched.
B .3 . 1 Turn-on Se 1 1 1 ing Time Calcu lat ions to within 1 5 Bi t s
for Individual Compo nen t s
i) REF1 (Ref-02, 5-V Reference)
From specifications:
ton, settling to 0.1% 5 MS
Calculations :
Where t Q time constant for 1-pole step response, we
have :
exp(-t/t ) = 0.001, where t = 5 |iS (Eq. B.ll)
t hen ,
t = t/(ln 1000)
• 0.724 /iS
(Eq. B.12a)
(Eq. B.12b)
exp(-t/t ) = 2
t = 7.52 MS.
and we have :
To settle to within 1/2
, then
15
(Eq. B.13a)
(Eq. B.13b)
ii) Al and A2 (OP-37's used as DAC followers)
From specifications:
GBW 42 MHz
SR • 14 V//iS (with power supply voltages of + 7.5V)
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Ca leu lat ions
:
We will assume that the settling time for the operational
amplifiers may be approximated by calculating, for a given value
of G = 1 + &«/&£, GBW , and A , the open loop gain, the response
of the op-amp to the step input of the offset voltage. That is,
we will assume that the op-amp will behave as though one of the
device's own properties, namely the offset voltage, had suddenly
been applied, and that the device responded accordingly for a
given value of G. For the circuit configuration shown below,
Ri
v
Rf
—\w-
Fig. B.12. Op-amp Configuration, Offset Determination
a quick circuit analysis shows that:
(0 - V v )/R. = (V v - V)/R f> V v = V nB - AV
(Eq. B.14)
X ' ' 1 X o
Solving the above for AV yields:
AV = G*V0S /(G +AV0 ).
ind since V = A *AV
,
we have:
V„ G * V„„
o o s
1 + G
A„„
(Eq. B.15)
(Eq. B.16a)
(Eq. B.16b)
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as one would expect. Assuming the 1-pole roll-off model for the
s-plane analysis of the op-amp, where we find Avo is of the form
A
v0 = A Q *a> / ( s+w ) , we have, upon substitution:
V„(s) = A *uo o * V„„(s)
.
s + (UA )«
G
where, since we have assumed V (t) is of the form:
'os (t ' " Voff * u(t >.
then
,
(Eq. B.17)
(Eq. B.18)
(Eq. B.19)
and we find:
V„(s) A *o)o off
G
A *V
o off ( 1 -
(1+A^) s s + (1+A )u
G G
(Eq. B.20a)
(Eq. B.20b)
Solving for V Q (t) by using the inverse Laplace transform, we
have an exact solution of the form: (Eq. B.21a)
V (t) = o_ (VQff * u(t)) ( 1 -
1+A„
G^
-« (1 + A )t
2 G )
,
For the case G << A Q , we have, approximately: (Eq. B.21b)
-t/t„
V (t) 3 G * Vos (t) * (1 - e '- t r
Consequent ly , for 15 bits, the fractional error is given b y :
•t/t. 15
e = (1/2) , where: t * G/ ( 2* t *GBW) . (Eq. B.22a)
In this instance, G 2, GBW ^ 42 MHz, and:
t = 7 .57 nS, (Eq. B.22b)
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and solving for t, we have, for the settling time:
t = 78.7 nS. (Eq. B.22c)
The above result is obviously too small to be realistic, as
one would expect, since it omits several important items from
consideration, the most obvious of them being the time required
to charge up the internal frequency compensation capacitor (an
unspecified value), as well as the Miller capacitances of the
transistors themselves (also unknown quantities). Since all of
this would require an extremely detailed analysis of the circuit
and a knowledge of these unknown quantities, it would perhaps be
better to add a term when estimating the settling time that would
include slewing time, since the slewing rate of an op-amp is
usually limited by the value of the frequency compensation
capacitor [7], This should be a better approximation to the
actual settling time. Therefore, we will assume that the device
must slew from one of the "rails" (assume " 7.0V or " -7.0V) to
the offset, which is approximately 0V, or ground, before
settling can occur. Therefore, the total settling time is consid-
ered to consist of a slewing time and a settling time to within
15 bits, as shown below, and we have:
t 7 .0V/(14V/uS) + 50.9 nS (Eq. B.23a)
s 550 ns (Eq. B.23b)
"
.5 MS . (Eq. B.23c)
We may therefore conclude approximately that settling will
occur in much less time than our required limit of 10 uS.
iii) CMP1 (PM339AY or CMP-04 Quad Comparator)
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Jy specification:
Small signal response time ( R = 5. IK) 1.3 (xS
Calculations:
By a consideration similar to that used above in estimating
the settling time of the DAC-fo 1 lowers
, we will assume that the
settling time for the comparators may be estimated by the
response of the device to the sudden input of the device's own
off-set voltage. Therefore, despite the difference in load
resistors used at the output (a 10K pull-up resistor was used,
rather than a 5. IK pull-up resistor, which will have the effect
of slowing the small signal response slightly), we will assume
that the device will respond to the sudden (step) input of it's
own off-set voltage as it would to any small signal, and use the
device's small signal response time, so that we will estimate the
settling time of the device to be:
'settling " l ' 3 MS (Eq. B.24)
From the above considerations, we may conclude, at least in
approximation, that all devices to be power switched will settle
to the desired accuracy within 10 /iS.
It may be that the presence of the DAC-HA-14B, which has,
for any bit transition in it's digital input, a settling time of
7.0 IJ.S for + 1/2 bit, will add to the settling time of the
DAC-fo 1 lowers , bringing their settling time to " 7.0 MS. How-
ever, in no case was anything found within the calculations to
indicate that the settling time of any of the devices would
exceed 10 uS .
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B.4 Calculations Required to Pet ermine Measurement Settling Times
It was decided, primarily on the basis of the DAC-HA-14B
settling time of 7.0 nS to within + 1/2 bit, and the small
signal settling time of the comparator, which was estimated to be
1.3 MS ( actually measured at 2.1 MS with a 10K pull-up
resistor by inputting a 1/2 LSB , or 152 mV, peak-to-peak
square wave oscillating around the input offset voltage to the
comparator), to use 10 jiV as a convenient unit of time within
which all the important measuring devices tie. the DAC , the DAC-
followers, and the comparators) could settle to within + 1/2 LSB.
Initially, the measurement settling time was estimated at:
Ueas. settling " 7 -° + 2 - 1 " S <** B - 2 5a)
" 9.1 MS (Eq. B.25b)
The above figure merely includes the settling time for the
DAC and the subsequent settling of the comparator, which, being a
non-linear device, must be considered to make a transition only
after the DAC has settled to within + 1/2 LSB to allow for the
worst possible case. Note that the measured value of the settling
time for the comparator was used in this estimate, rather than
that obtained from the specification, since it may reasonably be
assumed to be much more accurate.
Choosing a unit of time of 10 MS for 1 bit of conversion
in the successive approximation conversion process allows for an
additional "safety margin" of " .9 MS for settling, and is, in
addition, a reasonably convenient unit of time.
More detailed calculations were made to determine whether or
not the device could actually be made to settle within that span
of t ime
.
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First, it may be shown (and will be shown below) that the
DAC and the first output DAC-fo 1 lower constitute Cat least pre-
dominately) a 2-pole system. This makes it necessary to determine
the value of the damping factor, which we will here call n,
required to allow the output to settle as quickly as possible,
given a step voltage input. This means that we must determine the
value of n which will cause the maximum voltage error to be a
minimum at a given time t. We can take the maximum error to be
the magnitude of the difference between the envelope of the step-
response and the ideal step output Cas shown below). The value
obtained for n so that the maximum error voltage is minimized can
be shown, for all practical purposes, to be n=l. A demonstration
of this, as well as the required background information and
derivations, is given on the following pages.
Fig. B.13, Step response and envelope, (a) n<l, (b) n>l
,
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B .4 . 1 Genera 1 Inf ormat ion 2-Po le Response to Vo ltage Step-
function Input
We will assume that the DAC-fo 1 lower s constitute a 2-pole
system, so that the transfer function in the s-plane is of the
form
:
(Eq. B.26a)F(s) = V (s)/V i (s)
H*u
2 2
[ s + ( 2*n*u) s + w ]
which has poles at:
(Eq. B.26b)
(Eq. B.26c)
21/2 21/2
s = [-n + (n -1) ]*u, and [-n - (n -1) ]*u).
If we assume that the DAC-follower receives a step-function
input of the form:
VjCt) - a * u(t)
,
(Eq. B.27)
so that the Laplace Transform of V • ( t ) is given by:
Vjf s) = a /s
,
(Eq. B.28)
t hen :
V„(s) H*M
[ s + (2*n*u) s + u> 1
(Eq. B.29a)
which may be written in the form:
V fs) = 3 1
where :
[-n + (n
2
-l) /2 ] w s - [-n-(n
2
-l} /2 ]a>
(Eq. B.29b)
+ 3
H * a
r, It
2
.1 1/2 14 o [1 + n/(n -1)
2
H*a 2
,
,1/2.
a 2
" o [-1 + n/(n -1) ]
,
(Eq. B.29c)
(Eq. B.29d)
a, = H*a (Eq. B.29e)
78
Taking the Inverse Laplace Transform, we have the usual
solution for n > : (Eq. B.30)
V
n (t> - H*a *u(t) <1-1*[1 n/(n
2
-l)
1/2
]*e-
n + (n2 - Ul ^
2 1/2
... . ,, 2 1/2. f-n-(n -1) ]ut.
+ 1*1-1 + n/ ( n -1 ) ] *e }
which can be reduced to the usual three cases [8]
a) Case I ; < n < 1
(Eq. B.31a)
V(t) - H*a *u(t) * { 1 - e na,t cos[(l-n 2 ) 1/2o;t]
-nut 2 1/2
e sinlll-n; a;t J /
(1-n )
1/2
(Eq. B.31b)
- H*a *u(t) * {1- e° Mt sin[(l-n 2 )
1/2
ut + 6]}
,,
2 1/2(1-n )
-1 2 1/2
where 9 = tan (1-n )
b) Case II : n 1
V„(t) = H*a *u(t) * [1 - (l+o>t)e ] (Eq. B.31c)
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:) Case III; n > 1 (Eq. B.31d)
V ft) = H*a *u(t) * { 1 - e"Ut cosh[(n 2 -l) 1/2uit]
. -nut .
.
, 2 ,.1/2
* e sinhl (n -1 ) ut J }
t
2 n 1 ' 2( n - 1
;
(Eq. B.31e)
V (t) = H*a *u( t) * { 1 - III +
2
r i
2
, 1
1/2
i
i
l-n+(n -1
)
Jut
(n 2 -!) 1 ' 2
ill
2
r I
2
,^/ 2 ![-n-(n -1
)
Jut
(n 2 -!) 1 ' 2
Note that for Case I, from (Eq. 5.31b), the envelope of the
transient response is given by the pair of curves defined by the
r
-nwt , . 2.1/2.
relationship 1 + L e / v 1 - n ) J, while the envelope of the
transient responses for Case II and Case III are simply the
curves themselves, as given by (Eq. B .31 c) through (Eq. B.31e).
B.4.2 Pete rmina t ion o f Op t ima 1 Value o f Damp ing Factor, n
,
f or M o s t R a p id Settling Time t from Fractional Er r o r
The fractional error, which we consider to be defined as
(Eq. B.32a)
Fract. Err. = I [v(t) - V ideal (t)l / V ideal (t)
where
^ideal^ 1"^ * s t *le ideal step voltage output given by:
V ideal (t) - H*a *u(t) (Eq. B.32b)
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and is given for the three cases mentioned above in (Eq. B.33a)
through (Eq. B .33c) .
a) Case I; < n < 1 (Eq. B ,33a)
Fract . Err . » I
-nut
,
. 2 1/2 -1 2,1/2, .
I smlCl-n ) o)t + tan (1-n ) Jl
M V /2(1-n ;
b) Case II; n - 1
Fract. Err. ( 1+ut)
e
(Eq. B.33b)
:) Case III: n > 1
Fract. En
(Eq. B.33c)
,
... .,2 ,.1/2. [-n + (n
2
-l)
1/2
]a.t
1 {[1 + n/(n -1) ]*e
r, It
2 ,,l/2,J-n-(n 2 -l) 1/2 ]wt.
+ [ 1 - n/(n -1) ]*e }
To determine the conditions for n for the most rapid
settling time, we are not really concerned with the fractional
error as a function of time, but with the maximum upper bounds
for the fractional error. Hence, we are more interested in the
magnitude of the e_n v.e. _l_o_p_e_ of the transient response, which is
given below for each case,
a) Case I; < n < 1
E(t)
M V /2(1-n )
(Eq. B.34a)
b) Case II: n = 1
E(t) = (ltut)i -ait (Eq. B.34b)
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c) Case III; n > 1 (Eq. B.34c)
2 1/2
E( t) = 1 {[ 1 + n/(n -1
)
3 *e
,
2 _ 1/2,
r . if 2 i ,1 2 U -n- n -1) ut+ [ 1 - n/Cn -1) ] *e
In order to solve for the settling time, we must set the
magnitude of error as a function of time, E(t), to some specific
value, say F, for allowed fractional tolerance, then solve for t
,
The value of t thus obtained is then the time required for the
system to settle to within the tolerance F. The equations below
represent the solutions for the settling time, t, to within the
fractional tolerance, F, for the three cases.
a) Case I; < n < 1
2 1/2
t » 1 1 -In Cl-n ) - In F ]
n*oj
b) Case II ; n = 1
For this case (Eq. B.34b) must be set equal to F, and the
resulting transcendental equation solved for t by rearrangingthe
equation so that the dominant term in t is on the left side of
the equation. The equation may then be solved by iterative
substitutions for t. The iterative equation is given by:
t = I [ -In F + In Cl+wt) ] (Eq. B.35b)
Note that the end result of an infinite numb er of iterations
will simply result in a constant divided by w for any given value
of F. In our case, where F = 2" 15
, we have, t = (13. 03905. ..) / w
as a so lu t ion .
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Case III; n > 1
Again, in this case, we have a transcendental equation in t,
obtained from setting (Eq. B.34c) equal to a fixed value for F,
and which may be solved in a manner identical to that described
for Case II. The iterative equation is:
(Eq. B.35c)
? 1/9
t - 1 * 1
,2 *l/2
{ In [2*P*(n -1)
[ -n+Cn -1
)
J
, 2 ,1/2,
. , 2 . ,1/2. E-n-Cn -1) ]u)t.
+(n-( n -1
)
)e
,2 „ 1/2, .
- In [n + (n -1) ] }
Note that this is an exact equation, completely equivalent
to (Eq. B.34c), which would converge to an exact solution in an
infinite number of iterations, and which converges very rapidly,
even for a finite number of iterations.
The equations (Eq. B.35a) through (Eq. B.35c) were used to
compute the values for settling time, t, as a function of n for
-15
F = 2 , that were used in the graphs shown in Fig. B.14 and in
Fig . B .15 .
Also note that, in the above equations, the results are
always obtained in terms of 1/oj. That is, the settling time for
any given tolerance F, will, for any given value of n, be equal
to a proportionality constant multiplied by 1/w.
This implies that for any given value of a) it is possible to
determine an optimal value of damping factor, n, so that the
settling time will be minimized for a given tolerance F. This may
be accomplished by merely setting the derivative dt/dn = for
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Case I and Case II above.
For Case I, using (Eq. B.35a) and taking the derivative with
respect to n, we have:
O Case I; < n < 1 (Eq. B.36a)
dt/dn =
_J_ * [ -In (l-n
2
) - In F ] -
_1_ * U/(l-n 2 )]
( n * u )
=
The terms of this equation may be rearranged and given in
the exact form:
2 1/2 2
In F = -In (l-n ) + 1 - l/(l-n )
,
(Eq. B.36b)
The terms of this equation may be rearranged so that the
following exact iterative equation in terms of the damping
factor, n, results, as shown below.
(Eq. B.36c)
/ 2 1/2
/ t-ln F - In (l-n ) ]
/ 2 1/2
'l + [-ln F - In (l-n ) ]
with the first order approximation being:
n - I In F
V-l In F
xl5
(Eq. B.36c)
In our case, where F = 2 , the first order approximation is
n = 0.9551226..., while the final app rxoma t ion , correct to six
decimal places, is n - 0.959715. This shows how close the first
order approximation may be, using the iterative technique.
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B.4.3 The 2-Po 1 e Ana l ys is o f an Operational Am p 1 i f ier with
Inpu t Capac it ance and Feedback Capacit ance
Since the DAC-HA-14B has an output capacitance of 260 pf
maximum, we may utilize a feedback capacitor to control the value
of the damping factor and determine settling time. A model for
the operational amplifier utilized in an inverting configuration
with input capacitance and feedback capacitance is shown below.
Vi
'<^-W
c^
Fig. B.16 Inverting op-amp configuration with input
capacitance (C-) and feedback capacitance (Cc) shown.
An elementary circuit analysis of the above circuit by the
usual methods yields:
V„
(Z /R ) * V
f l l
l + ( l + z f
+ z
f
)*!
(Eq. B.37a)
and, in the s-plane, where:
ind .
and
,
Z f
- R
f /[ 1 + (R f *C f )s!
*u> /(s + u) ) ,
(Eq. B.37b)
(Eq. B.37c)
(Eq. B.37d)
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we have a transfer function of the form:
(R /R.)V.(s)
V„(s) - f 1 1
*hert
Ms + Ns + P
(Eq. B.38a)
M = [R
f
(C
f +C i )]/(A *w )
r,„ *„ n M c + c .> (1 + (R /R.)),N = [(R
f
*C
f
) + f f i + f i ]
(Eq.
(Eq.
B.38b)
B.38c)
., (1+(R/R.)),
P = [ 1 + f 1 ]
,
(Eq.
(Eq.
B.38d)
B.38e)
a 1 .
Using the approximate values given above, we have:
V„(s) ^
-(R /R )*V (s)
f l l
[R (C +C )] s + (R f *C f )s + 1
f f i L r
(Eq. B.39a)
which may easily be put in the form:
2
V„(s) = H*M
2 2
! + (2*u*n)s + a)
* V
L
(.s)
by assuming that:
H =
-Rf/Ri
(Eq. B.39b)
(Eq. B.39c)
w = {(A *w )/[R
f <C f +C i )]}
n = I * (R £ *C f ) * w
2
1/2
(Eq.
(Eq.
B.39d)
B.39e)
1/2i* (R f *C f ) * {(A *u )/[R f (C f +C i )]} (Eq. B.39f)
Note that s ince
:
A„ * u)„ = 2 7T * GBW (Eq. B.40)
we may write u; and the damping factor, n, directly as a function
of the gain-bandwidth prod uct , 3BW, and we have:
(Eq. B.41a)ui = / 2tt *GBW
n = 1 * (R
f
*C
f )
2
/ 2:r
'
/R f Cc
*GBH (Eq. B.41b)
f
+ C !»
The above equations clear'Ly show that for a given value of
the gain-bandwidth product
,
GBW
, feedback resistor, Re, and input
c ap acitance, C
^
,
that the value of the damping factor, and hence,
the settling time of the system, can be controlled by the value
of the feedback capacitance, C^
Since we wish to arrive at values of Cr for a desired value
of damping factor, we may s imp 1 y solve (Eq. B.41b) for Cr, and we
get the useful relationshi P :
(Eq. B.42)
C- = 2n 4 4n 2 *C4n + mR
f
*(27T*GBW)
,
. 2 R f *(27r*GBW)[R
f
*(2x*GBW) ] f
For n = 1
,
we have Cr = 20 .7 pf.
A graph of the settl ing t ime as a function of capacitance
was plotted for the firs t DAC-follower, A 1 , assuming an input
cap acitance of 260 pf, u s i n g (Eq. B.41a), (Eq. B.41b) and
(Eq . B.3 5a) through (Eq. . B.3 ! i c ) , with the results shown in
Fig . B.17 and Fig. B.18. Fig. B.18 shows the behavior of the
settling time with more d e t a il in the region C f = 19 pf to
C
f
= 21 pf.
From these plots it Ls clear that we wish to avoid choosing
the feedback capacitance
-
C f too close to 1, since there is a
s in,gularity present there (given the settling time criterion for
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a < 1 to be the envelope, as given in (Eq. B.33a), which
represents the worst case of values for the error signal).
Considering the tolerance on actual physical capacitors, we may
be in danger of selecting a value for which settling to within
the specified tolerance is uncertain.
Therefore, it is evident, from Fig. 17, that we must choose
a value of capacitance for C
f
between 20.7 pf and 69.0 pf to stay
within the limit of 7 US settling time to 1 part in 2 15 as
described earlier.
The value chosen for C
f
was 59 pf, which was estimated to
have a settling time of 5.94 /iS associated with it.
This choice leaves the DAC-HA-14B as the dominant pole, and
the overall settling time of 7 MS associated should be relatively
undisturbed, since the output of the DAC-follower Al will have
settled to within 1 part in 2 15 within 5.94 uS.
A similar analysis was performed for the second DAC-
follower, A2, assuming an input capacitance ~ 2 pf, a value which
may account for both stray capacitance and the capacitance of the
op-amp itself. The value chosen for the feedback capacitance for
A2 was 10 p f .
The expected results of this choice are summarized below in
Table B.2.
Table B.2. C
f ,
n, and Settling Time, t, for Al and A2
Al
,
(C £n = 260 pf
)
A2, (C. - 2 pf)
C
f = 59 pf n = 2.68 t - 5.94 M S
C
f = 10 pf n=2.34 t = . 9 9 us
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B.5 Comparator Resolution and CMRR
Since the comparator, must, a t a minimum, be able to
discriminate a voltage increment as sma 11 as 1/2 LSB, or 152.6
microvolts, we may use the equation:
V Q = A * AV, (Eq. B.43)
with V Q expected to represent a max imum voltage swing "10 V, and
AV expected to be 152.6 microvolts, so that the value of A must
then be 65,536 minimum.
Since the comparator mu st be able to resolve 1/2 LSB, or
152.6 microvolts out of 5 V, ( wh ic h imp lies a resolution of 1
part in 2 ), this represent s a CMRR of 90.3 dB. This wou 1 d be
required for no more than 1/2 LSB out of the entire range of 5 V.
However, a CMRR of as low as only 84.3 dB would be required in
order to obtain only 1 LSB error in this range.
The comparator CMP-04 c ho s en for u se in the circuit has a
minimum gain of 80,000, and a typ i c a 1 gain of 200 ,000 and a
minimum CMRR of 80 dB, with a 1t y p ic a 1 va 1 ue of 100 dB. Evidently,
al 1 the specifications are met very closely and are exceeded in
the typical case. It may b e po s a ib 1 e
,
however, to find an
occasional CMP-04 which would have s 1 ig htly more than 1 LSB of
error associated with it, due to low CMRR
The PM339AY has a lmost id en t ic a 1 characteristics, but a
lower minimum gain, making the CMP-04 the comparator of choice.
B.6 Noise
The largest source of noise would, from a theoretical
stand point, be the noise put out by the s amp 1 e-and-ho Id circuits
to the comparators, which was given to be 50 microvolts peak-to-
peak [1] .
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standpoint. (It is worthwhile to note, however, that when the
actual noise measured on the external + 7.5 VDC power supply
line, which was determined to be ~ 50 raV p-p, was taken into
account, and assuming -52.2 dB of external isolation, as
described in the succeeding section, the resulting noise at the
supply terminals was estimated at " 123 M V , close to the
measured value of 152.6 mV. This may imply a lower PSRR than
expected at 100 kHz for one or more of the components.)
B . 7 Isolation Network
It can be considered that noise coming from the digital
control logic (which we shall consider to be the "external noise"
source), and noise coming from the operation of the analog
components C wh ich we shall consider here as "internal noise")
both have a fundamental harmonic at 100 kHz, due to the fact that
all major transitions occur in 10 fxS intervals.
An isolation network was designed to eliminate as much noise
from both sources as possible, by placing two poles of a low-
pass filter from the external power supply to each device, and
placing three poles of a low-pass filter between the supply
pins of each device, as shown in the partial diagram, Fig. B.17,
below. The "on" resistance of the DG308CJ analog switches,
which has a value of approximately 100 Ohms constitutes of the
R-C network, as shown in the diagram below.
Calculation of the frequency response was performed by
the Hewlett-Packard program "A-C Circuit Analysis" with the
results shown in Figs. B.20 through B.23.
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Fig. B.20. External isolation, Bode plot
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LOG SWEEP
§se
RT mm\WwdJk
FREQUENCY
MCY =
MCY »
INTER
10 Hz
10 MHz
MAGNITUDE <dB> PHASE (Deg)
10.00 Hz -.00 -.61
17.78 Hz -.0 -1
. 09
31 .62 Hz -.0 -1 .93
56.23 Hz -.0 1 -3.44
100.00 Hz -.05
-6.10
177.83 Hz -. 14 -10 .77
316.23 Hz -. 44 -18.73
562.34 Hz -1 ,26 -31 .31
1 . 00 kHz -3. 15 -48. 04
1 .78 kHz -6,41
-65
. 26
3. 16 kHz -10 ,71 -79.84
5.62 kHz -15. 58 -92,37
10.00 kHz -20 ,89 -105.43
17.78 kHz -26,93
-121
. 16
31 .62 kHz -34. 19 -138.72
56.23 kHz -42.77
-154. 13
100.00 kHz -52.21
-164.82
177.83 kHz -62. 02 -171 .34
316.23 kHz -71 .96 -175, 11
562.34 kHz -81 ,94 -177.25
1 .00 MHz -91 ,93 -178.45
1 .78 MHz -101 ,93 -179.13
3.16 MHz -111 .93
-179.51
5.62 MHz -121 ,93 179.72
10.00 MHz -131 .93
-179.84
Fig. B.21
. Ext erna 1 isolation,
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LOG SWEEP
START FREQUENCY =
END FREQUENCY =
OUTPUT ON PRINTER
24 INTERVALS
FREQUENCY
10 Hz
10 MHz
MAGNITUDE CdB) PHASE (Deq)
10.00 Hz -40 .91 -.93
17.78 Hz -4 .91 -1 .66
31 .62 Hz -40 .91 -2.94
56.23 Hz -40 .92 -5 . 23
100.00 Hz -40 .96 -9.28
177.83 Hz -41 , 09 -16.42
316,23 Hz -41 .47 -28.74
562.34 Hz -42.55 -48 . 79
1 .00 kHz -45.21 -77.46
1 .78 kHz -50 .31 - 110.55
3.16 kHz -57
. 83 -140.83
5.62 kHz -66.94 -165. 07
10.00 kHz -76 . 98 174,50
17,78 kHz -87.93 154. 46
31 .62 kHz -100
. 16 134.45
56.23 kHz -113,74 117.66
10 0,00 kHz -128. 18 106. 18
177.83 kHz -142.98 99 . 22
316.23 kHz -157.92 95.21
562.34 kHz -172.90 92.93
1.00 MHz -187.89 91 .65
1 .78 MHz -202.89 9 .93
3. 16 MHz -217.8V 90 ,52
5,62 MHz -232.89 9 ,29
10.00 MHz -247.89 9 . 1 7
Fig . B.23
. Internal isolation
100
,
data
The performance of the circuit at 100 kHz, the fundamental
harmonic of the noise expected from both internal and external
sources is summarized in the table below.
Table B.3 Isolation at 100 kHz Due to Isolation Network
Isolation, external: -52.2 dB
Isolation, internal: -128.2 dB
B.8 Misce 1 laneous Sources of Error
It is necessary to take into account several miscellaneous
sources of error in this design. While most of the effects turn
out to be negligible, it is necessary, first, to show that
these effects are negligible in order to have complete confidence
in the des ign.
B.8.1 S up p 1 y Voltage Ripple Du e t o Cu rre nt P r o duc ed b y
Operation of Active Device through "On" Res is t ance of Ana log
Switch.
With regard to the effect of supply voltage ripple produced
by the fluctuation of supply current due to the operation of an
active device through the analog switches, the most critical case
of this occurs for the DAC-f ol lowers. The active operation of the
0P-37EZ, in the process of putting out voltages ranging from V
to 5 V, given the loading conditions shown in the circuit diagram
on p. 5, will pull an additional mA to 1 mA of current through
the "on" resistance of the analog switch, where R is estimated
to be "" 100 Ohms for the DG3 8CJ Analog Switch, resulting in a
voltage drop across the analog switch of * V to " 0.1 V. This
supply voltage ripple will, in turn, result in a small change in
the output voltage of the 0P-37. This may be calculated in the
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following manner [7],
Since the specifications for the OP-37EZ show that the power
supply rejection ratio is approximately given by [5]
(Eq. B.44)
PSRR = - 2 log P + 10 log IX + (f/f ) 1 •
where P Q MO , and f 10 Hz.
In real numbers, the PSRR may be expressed, for the purposes
of s-plane analysis, as:
PSRR = (Eq. B.44b)
and the output voltage from the DAC-follower may be expressed as:
(Eq. B.45)(1 + Rf/R: ) * "o * V"£' *i> sup
where V SUD represents the supply voltage ripple, which in this
case will be assumed have the form of a step function due to the
nature of the operation of the DAC , and in consequence, V can
be written, in s-plane form, as:
v
S u P
( s > V s (Eq. B.46)
Therefore, equation (B.45) may be written as:
> + HI * V (Eq. B.47a)
(1 Rj/R^ * t
P„*<o„ P„*s
(Eq. B.47b)
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(Eq. B.48a)
V Q (t) = (1 + R £ /K i ) * [
V
r * hit) + I * ( V *u(t) ) 1
P *uj P
o
Since, in this case, R f/ R £ = 1> p ~ 10 , wQ s 62.8 S , and
V
r
= 0.100 V, we get from this an impulse response, and a step-
function one one-millionth of the step in the supply voltage V
,
all times a factor of 2 to take into account the gain, and:
-9 -6
V Q (t) = 3.18*10 V * <5(t) + .2*10 V * u(t) (Eq. B.48b)
As can be seen, once the impulse response has died out, the
residual effect is an error of .2 uV ( that is, after the
device has settled, the effect would be the same as if the PSRR
for DC of 120 dB, or 1/10 , were applied to the ripple voltage).
B .8 .2 Effect of Ripple Voltage Due to the Discharge of the
Capacitors in the Iso 1 at ion Network when Switches Turned On.
Due to the discharge of the capacitors in the isolation
network through the switches to the circuit components when the
switches are turned on, an exponential decrease in the supply
voltage should be seen by the circuit components.
The worst case of this should occur for the DAC-fo 1 lower s
,
since when the analog switches supplying current are turned on,
a quiescent supply current of 2.5 mA would cause a voltage
drop across the 10 Ohm resistors in the isolation network of
25 mV, if the current was allowed to reach a steady state.
However, with consideration to the small signal equivalent
of this circuit, it is evident that the voltage drop would
approach the steady state in an exponential fashion, with
a time constant obtained approximately by multiplying the 10 Ohm
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resistance in the isolation network by the 10 microfarad
capacitance, yielding a value for the time constant of 10
From this, we have an equation for the ripple voltage
expected of the form:
, . -m *t
V . ( t) = V *e 1rip v ' r * (Eq. B.49)
where V
r
= 25 mV, and wj 10 .
Using a method of analysis similar to that given for the
ripple voltage previously, and giving consideration to the fact
that in this case, we must pay attention to the fact that the
PSRR for the positive and negative supplies is different, and
,
6
that from the specifications, for the positive supply, P Q j 3 10 ,
-1 6
and u> i 3 44.0 S , and for the negative supply, P 2 s 1.78 * 10 ,
-1
and U) n s 62.8 S
,
and, in the s-plane, V is given by:
(Eq. B.50)
V (s) * [1 + (R
f
/R.)] ol o2
P ol*wol P o2*<"o2 S + UJ
and, ignoring the impulse term and the smallest term we obtain by
solving the above equation and taking the inverse Laplace
transform, we have:
(Eq. B.51a)
V n (t) = (l+_f) * o2 o2 ol ol * C-V r * a) X * e 1 )
3 - 43.3 MV * e" 10 * l
,
(Eq. B.51b)
from the values given above. Since we expect t, the duration of
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the "on" time to be ~ 330 MS, it is clear that with time, we
may expect a difference in the output offset voltage of each DAC-
follower to change, over the 330 MS interval, by approx-
imately 41.7 jtVi We shall consider this to be part of the
noise of the system, as this error occurs as a function of time
which cannot be correlated with the random noise of the DAC-
followers, or any other source of noise in the system.
B .8 .3 Effect of the Offset Vo 1 t ages and Currents for the
DAC-followers
One of the most important set of parameters to consider,
with regard to the DAC-followers, is the final output offset
voltages, and, most especially, the difference between the final
offset voltages, caused by E and I for the OP-37EZ op-amps
used.
This is important because if the difference between the
final output offset voltages is such that the positive and
negative ranges overlap by more than 1 LSB, then a correctable
error will occur, while if there is a gap between the positive
and negative voltage ranges by more than 1 LSB, than there exists
a region where no voltage comparisons can be made, and a
differential linearity error of more than 1 LSB will inevitably
occur around the voltage whose output code is "0". This situation
is shown in Fig. 24. (a) and Fig. 24. (b).
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OUTPUT
CODE
MO
WO
' / / / '
' POS. VOLTAGE RANGE
NEG. VOLTAGE RANGE
i
NOM. OUTPUT
VOLT. CODE
OV
mO
<-*0
POS. VOLTAGE RANGE
NEG. VOLTAGE RANGE
NCM.
VOLT.
OV
Fig. 24. (a) Overlap case, (b) Gap in voltage ranges.
For the generalized form of the circuit as shown in the
circuit diagram in Fig. B.25, where Rji will be considered to be
the effective value of the input resistance represented by the R-
2R ladder of the DAC f we may compute V..^ and V 2* tne final
output offset voltages from Al and A2 respectively.
From this, we may compute the difference between them, a
critical parameter with regard to the differential linearity of
this circuit around V input.
Rii
r-AAAA/ -AA/W
Rii Rfi
AAA/V-j—WV
Fig. B.25. Generalized DAC-follower configuration.
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For the generalized DAC-follower configuration shown in
Fig. B.25, the values of V Qs j and VQs2 are obtained when R^j is
assumed to be infinite, and we have the equations:
»o.l - (1 fD * I E osl (I biasl>pos * !ii
R il R il
(Eq. B.52a)
R
fi:
l fl
" (Ibiasl ,neg * R b 1 > '
(Eq. B.52b)
•os2 -" * V osl + (1 + -f2 > * I E os2 +
l i2 K i2
(I bias2
,
pos
R
* i2 f2)
t i2 + R £2
(Ibias2 ,neg R b2 )]
If we set R bl and R fe2 so that generally, Rb R. *Rf / ( Ri+Rj )
,
for both Al and A2 , as is usually done to minimize the effect of
*bias* as ' s usua lly done, and assuming that the offset current
is the difference between I bias>pos and I biaSjneg , then we have
(Eq. B.52a) and (Eq. B.52b) becoming:
(Eq. B.52c)
and :
"osl
•os2
(1 JD * I E . I . * ( R il * "fl ) ]
"osl * 'osl
HI 'fl
(Eq. B.52d)
-\l * (1 \l) * I E Qsl I osl * (
R
il *
R
fl) ]
l il { il + R fl
+ (1 +
R
f2) * [ E ns2 I„ s2 * (
R
i2 *
R
f2) ]
R;-U2 R i2 + R f2
Since we only wish to determine the difference between V ,
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and V 2 around the point at which the ADC is outputting a binary
code for "0" , which is very close to an input voltage of V, we
will assume R^j is infinite and that R
p ^
= R-, Rf? " 10K,
which implies that:
Rbl " 10 K, (Eq. B.53a)
and
*b2 * 5 K, (Eq. B.53b)
V„
= l
E„„, + I„„, * (10 K)osl osl osl
since generally, R
fa
- R^*R f / ( R £ + R f ) , which applies to both Al and
A2, then (Eq. B.52c) and (Eq. B.52d) reduce to:
(Eq. B.54a)
(Eq. B.54b)
(Eq. B.54c)
•os2 I osl * (10 K)
+ 2 * [ E os2 + I os2 * <5 K "
IV - V , I - |2 * (1os2 ~ v osl os2
+ (I os2 " Z*I .1> * U0 K)
It is clear, from (Eq. B.54c), that if Al and A2 are
matched with regard to E os t then the magnitude of the difference
between ^ s2 ant* ^osl W*H be minimized, while no such simple
case prevails with regard to I
n
_.
assuming the op-amps are reasonably well matched, we obtain that
the magnitude of the difference between V rtol and V„^ 9 isO S 1 O S J-
typically 70 MV.
To compute a reasonable upper bound for the magnitude of the
difference between V « and V
"os2' we will assume that Al and A2
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are poorly matched, with the parameters for Al assuming maximum
values, while the parameters for A2 assume minimal values.
Therefore, we will assume that E os i 2 2 5 MV, 1 q8 \ ~ 3 ^ nA ,
and E 2 " ^ ^^> an<* *os2 ~ ^ n ^ ' Then the magnitude of the
difference in voltages for this maximum case is approximately
750 MV, or approximately 2.5 LSB's.
It should be noted that if Al and A2 are well matched, even
for the maximum cases, then the magnitude of the difference
between V i and V ? should not exceed 350 jiV, or 1.1 LSB's.
To insure that there does not exist a differential linearity
error of greater that 1/2 LSB, which is to be desired, the op-
amps for Al and A2 should be as closely matched for E and I
as possible and I should not exceed 15.2 nA , a tolerance more
than twice that typical for the OP-3 7EZ.
It is suggested that the difference in the offset voltages
for Al and A2 be controlled by screening and matching of the 0P-
37's, rather than by any adjustment, since adjustments should be
avoided as much as possible, and since the E and I
g
parameters
are temperature dependent.
Furthermore, the screening and matching process is a
fairly easy one.
All that is required is to build a circuit identical to
that shown in Fig, B.23 for R-^ being infinite, and the values
for R
f 1 i il» R i2* R f2» an(* ^b2 b ein g tne same as given
previously, then measuring, first, V] to make sure it is
within approximately 162 (iV, (including 10 M V for E QS i ) and then
measuring V QS 2> an<* making certain that the voltage difference
between V QS ^ and V os2 does not exceed 152.6 jiV.
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This is a simple procedure, and a process which could be
au t oma ted.
Below is a summary of expected values for the magnitude of
cases given above.
Table B.4 IVqs2 - V Q s
1
I , Expected Limiting Values,
i). Matched Al and A2 , typical values.
IVos2 " Vosll " 70 * v -
ii). Matched Al and A2
,
maximum values.
»os2 -- v oslV„ 9 I 350 M V.
(" 0.2 Bits)
(~ 1.1 Bits)
iii). Mismatched Al and A2 , maximum values for Al
IVos2 " Vosl 1 ' 75 ° ^ V - ( " 2 - 5 Bics)
B . 8 .4 Effect of Gain Error Assoc iated with DAC-f o 1 lower A2
There is a small gain error associated with the DAC-follower
circuit due to the fact that the resistors are only specified to
a tolerance of .012.
Over the full range of 5V, this will result in an absolute
error of * 3 LSB's maximum. However, since differential
linearity is more important, and since this will only
4introduce an error of " 1/10 per bit, it may be considered
ins ignif icant .
B
. 9 Summary
The most important considerations in the design of the low
power 15-bit ADC were power consumption, turn-on or warm-up
time, measurement settling time, comparator resolution and
CMRR, isolation from external noise and cross-talk provided by
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the isolation network, and with regard to the performance of
the circuit around V, the relative offset of the DAC- fo 1 lower
s
Al and A2.
This relative offset is controlled by the offset voltage and
offset current of each of the DAC-fo 1 lowers. If the
difference in offsets of Al and A2 is not taken into account, a
nonlinearity of 1/2 LSB or more can occur, but this can be
avoided by proper screening and matching of the OP-37EZ's used
as DAC-fo 1 lowers.
The process of screening and matching can be facilitated,
even automated by the process outlined briefly above.
The above considerations are some of the most important with
regard to the design.
Many of the effects considered, however, proved to be
negligible, most notably those effects caused by the operation
of the devices through the "on" resistance of the analog
switches .
The importance of this lies in the fact that this validates
the concept of using power switching techniques for power
reduction on analog circuits requiring a high degree of accuracy
and reso lu t ion.
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APPENDIX C
TEST PROCEDURES, CIRCUITRY AND PROGRAMS
USED FOR POWER AND LINEARITY ERROR MEASUREMENTS
Given below are the basic test procedures, circuitry and
programs used to measure power and differential linearity error.
These methods were used to obtain the results that are listed in
Appendix D.
C . 1 Me t hods . Circuitry and Programs Used in Power Measu rement
The power was measured using the true average power meter
test circuit shown in Fig. C.l and used in the automated test
system shown in Fig. C.3.
C . 1 . 1 Circuit Descript ion for True Average Power Meter Test
Circuit
C . 1 . 1 . 1 Genera 1 Description
The true average power meter test circuit was designed to
compute the average power consumed by a device-under-test to
within + 1 Z in the range of 1 mW to 10 mW at DC and within a
bandwidth of 4 decades from 10 Hz to 100 kHz from a measurement
of the instantaneous voltage v(t) and the instantaneous current
i(t) supplied to the device-under- 1 es t , the instantaneous current
being measured by measuring the voltage drop across a 3 Ohm
resistor placed in series with the current.
The true average power meter test circuit puts out a DC
voltage proportional to the true average power to within 1%
(actually measured to be within " .25% typically) and an
error voltage produced by the relatively low (" 80 dB) CMRR,
and an error voltage produced by the offset of the operational
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Fig. C.l. Circuit diagram for true average power meter
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amplifiers used. (Both error voltages may be practically
eliminated, as will be described
later . )
C . 1 . 1 . 2 Principle of Qper a t ion and De s ign
C . 1 . 1 . 2 , 1 General Description
The true average power meter accomplishes the above tasks by
simply multiplying a voltage proportional to the instantaneous
voltage and a voltage proportional to the instantaneous current
(with a suitable gain, in this case, a gain of " 100) together,
by means of the AD534 Analog Multiplier, to get a voltage
proportional to the instantaneous power.
Since true average power is simply the DC component of
the instantaneous power (see reference [9]), we may simply
filter the output of the analog multiplier. This is accom-
plished by two filters, the first being an active filter, which
has, in addition, a gain of "" 30, the distinct advantage
gained here is that the presence of the capacitor in the
feedback loop helps to prevent voltage swings so large that the
non-linear region around the voltage "rails" of the op-amp
would be reached by the output voltage, a condition that could
happen very easily, especially when measuring large pulses of
current, and a second, passive, filter, which has a cut-off
frequency of .159 Hz. The first filter was designed to cut out
the higher frequencies, since the ceramic capacitor used has
better properties at high frequency than the electrolytic
capacitor used in the passive filter, a second advantage to this
des ign .
The cut-off frequency of the first filter is 1.59 Hz. The
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second filter insures that the output response at 10 Hz will be
1 1 of any input signal, as a simple calculation will show, and
therefore insuring that errors above 10 Hz will be no more than
1%. These filters are followed by a gain of ** 3, resulting in an
overall gain such that the output of the test circuit for a
measured power of 1 mW corresponds to * .9 V. The exact gain is
not critical, since only proportionality of the output signal to
true average power is needed. A calibration factor will be
determined by the automated system, as will be described later.
C. 1.1. 2. 2 Bandwidth
The range of frequency over which the circuit may operate to
within 1% accuracy is determined, on the low-frequency end, by
the cut-off frequency of the passive filter.
On the high frequency end, the limiting frequency for
operation with ~ 1% accuracy is determined primarily by the
difference in closed-loop phase shift between the voltage
measuring section and the current measuring section, since after
the DC-component of the product is taken, the resulting
measurement will be proportional to the cosine of the phase
difference between the two.
The circuit is, therefore, only accurate when the cosine
of the phase difference is as close to unity as possible, which
will occur only when the phase difference is very small. This
implies that the gain stages for the voltage and current
measuring sections must be designed for an equal phase shift,
as closely as is possible, over the entire frequency range,
despite the great difference in gains between the two stages.
For the current measuring section, with it's much greater
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Fig. C.2. Measured frequency response, avg. power meter
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very nearly from 10 Hz to 100 kHz. The actual data points were
taken from the complete calibration section listed in Appendix D,
C . 1 . 1 . 2 . 3 Prob lems A ssociate d with the Power Meter Pes ign
Some of the problems associated with this circuit design are
the low CMRR (" 80 dB)
,
and the offset voltage of the gain
stages, and 1/f noise.
The low CMRR comes from being able to specify or measure
resistor tolerances of only .01% in the initial difference
4
amplifier, which corresponds to an error of approximately 1/10 ,
or when estimating CMRR, * 80 dB, at low frequencies. This is a
particularly important parameter when measuring current, since
the common mode signal may be as high as ~ 7.5 V, while the
difference mode signal, which is measured across the 3 Ohm
resistor, may range from only a few millivolts down to a few
microvo Its.
The offset of the gain stages tends to be particularly
severe, considering that the offset of the initial stages is
multiplied by a factor of ~ 1000. Typically, the output tends to
be offset by * 1 V, but this can be reduced initially by the
offset adjustments shown in the circuit diagram.
C . 1 .1 .2 .4 Solution to Problems
Both the effects of CMRR at low frequency and the offset may
be nearly eliminated by simply reversing the leads in the current
measuring section, taking the difference in the measured output
voltages of the power meter, and dividing by 2. While this is a
fairly standard technique for eliminating CMRR from measurements,
it is only as effective as the 1/f noise will permit, since 1/f
noise will produce a slow variation in offset that introduces
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error in sequential measurement, but this error is typically
.25 %. It should be especially noted that this technique will
not remove the effects of CMRR at higher frequencies. Direct
observation showed, however, that this does not present much of a
problem for frequencies much below 100 kHz.
C. 1.1. 2. 5 Corrected Power Measurements
A complete power measurement, then, consists of a single
power measurement, a reversal of the leads to the current
measuring section, a second measurement, and the computation of
the difference in the two voltages representing the power
measurements divided by 2, which yields a value that is
proportional to the true average power.
C.1.2 The Automated Test System for True Average Power
Mea sur emen t s
It is the function of the automated test system, in part, to
eliminate the problem of offset and CMRR at low frequencies by
performing automatically the lead reversals, the required
measurements, and all calculations. In addition, since the output
of the true average power meter is only proportional to the
average power, it is first necessary for the automated test
system to compute a calibration factor.
C. 1.2.1 Calibration
C.1.2. 1.1 General Description
The calibration factor is computed from a carefully measured
voltage across a known resistance, which provides a standard.
More exactly, this calibration factor is computed by
applying a sinusoidal voltage of measured RMS value (using the
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HP3455A Digital Voltmeter in the high resolution RMS voltage
measurement mode) across a known resistance (measured previously
using a GenRad Digibridge impedance measuring device), and from
this, computing the average power, then measuring the power
consumed by the resistor using the true average power meter using
the techniques described previously, and computing the
calibration factor necessary to convert the computed reading to
give the same results in mW as that computed from the RMS voltage
and the known resistance.
The program "POWERM", listed in the following section,
controls the entire calibration procedure and all subsequent
measurements .
C. 1.2. 1.2 Procedure
From a procedural standpoint, the calibration consists of
loading and running the program "POWERM" on the HP9845B computer
and physically connecting the power meter to the test resistor as
shown in Fig. C.3, where the automated test system is shown
connected for calibration, responding the appropriate query from
the program "POWERM" for the measured value of the resistor, and
entering this value with a carriage return. The program performs
all the necessary operations to compute the calibration factor by
setting the switch at the input to the DVM, via the GPIO lines,
so that the DVM makes voltage measurements from across the test
resistor, which is supplied with a sine wave input from the
HP3325A Synthes i zer /Func t ion Generator, as shown in Fig. C.3,
with the DVM in the high resolution RMS voltage measurement mode
(set by the program). The average power is computed from the
measured RMS voltage and known resistance by the usual means.
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THE ABOVE BLOCK DIAGRAM
SHOWS CIRCUIT CONFIG. AS
USED FOR CALIBRATION
PROCEDURE.
Fig. C.3. Block diagram, automated test system
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Then the analog switch to the input to the DVM is set to read the
voltage put out by the true average power meter test circuit, and
a complete measurement is made as described previously, with the
program "POWERM" causing the DVM (set by the program for high
resolution DC measurements) to perform the necessary voltage
measurements. The lead reversals to the current measuring section
required for each measurement are controlled directly by the
HP9845B via the GPIO lines connected to the analog switch at the
input to the current measuring section of the true average power
meter, as shown in Fig. C.3. The program calculates the
calibration factor necessary to equate the value measured from
the true average power meter test circuit to that measured by the
DVM as described previously.
One of the options available with the "POWERM" program is a
complete calibration, which includes a frequency response
measurement, a measurement of drift in the true average power
meter, and additional information.
C . 1 . 2 . 2 Powe r Me a sur emen
t
After the calibration procedures are complete, power
measurements on the device-under- t es t may be performed, with the
true average power meter connected physically to the device-
under-test in a manner similar to that shown for the test
resistor in Fig. C.3, with the leads to the 3 Ohm resistor of the
current measuring section placed in series with the supply
current to the dev i c e-under- 1 e s t , and the voltage measured from
the ground to the voltage supplied to the device-under- te st . The
program will set the switch at the input to the DVM to read only
from the true average power meter and to perform the complete
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power measurements as described earlier.
C.l .2 .2 .1 The Role of the Program in Power Computations
In actuality, the program performs a succession of
measu rement s to arrive at an average value and an associated
error .
The pro gram can be used to compute total power measurements
for each of the components, where two measurements are required,
one on the positive supply line and one on the negative su pply
1 ine , and also to compute a complete total for the power
consump t ion of a large number of components in a system. (The
program will handle up to 100 separate measurements.)
C.l .3 Program "POWERM"
C.l .3 .1 General Description and Summary
The bas ic operating procedure for power measurement that the
program "POWERM" follows has been largely described in the
preceding section. In summary, the program performs all
calculations for the calibration procedure, as well as for each
separate and complete power measurement, including an estimation
of error, The program handles all the lead reversal to the
current measurement section to remove the effects of CMRR and
offset . The program is interactive and allows entry of labelling
s t a t ement s f or each power measurement recorded so that a comp lete
record of the measurement process can be kept. Further power
mea su remen t is terminated when a comment entry of "STOP" or
"NONE" is entered into the labelling statements. This section of
the program is followed by the subtotal section where any
subtotal ( or difference) may be specified. The program requests a
measurement number applying to a measurement contained in
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the
record previously kept, and uses this to add Cor subtract if the
number is proceeded by a "-" sign) the measurement to the
subtotal. An individual subtotal is terminated and the summed
result, with proper propagation of measurement errors, is printed
when an entry of "0" is made. The program can handle up to 100
subtotals from up to 100 separate measurements.
The actual program listing for "POWERM" begins on the
f o
1
lowing page .
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10
20
30
40
50
SO
70
80
90
100
1 10
120
130
140
150
160
178
180
190
200
210
220
230
240
250
260
270
280
290
300
310
320
330
340
350
360
370
380
390
400
410
420
430
440
450
460
470
480
490
491
492
493
494
495
496
497
500
**********************************************************
POWERM <F Mil Measurement)
PROGRAM DESIGNED TO AUTOMATE POWER MEASUREMENTS.
THIS PROGRAM MAKES EACH MEASUREMENT IN CONJUNCTION WITH
THE TRUE AVERAGE POWER METER TEST CIRCUIT, WHICH MEASURES
THE INSTANTANEOUS VOLTAGE AND CURRENT THROUGH THE DEVICE-
UNDER-TEST, MULTIPLIES THE RESULT TO PRODUCE A VOLTAGE
PROPORTIONAL TO THE INSTANTANEOUS POWER, AND THEN AVERAGES
THIS VOLTAGE TO OUTPUT A VOLTAGE THAT, WHEN CMRR EFFECTS ARE
TAKEN INTO ACCOUNT, IS PROPORTIONAL TO THE TRUE AVERAGE POWER.
THIS PROGRAM TAKES THE EFFECT OF THE CMRR OF THE POWER METER
INTO ACCOUNT BY ACTIVATING A SWITCH THAT REVERSES THE LEADS TO
THE CURRENT MEASURING SECTION OF THE POWER METER, TAKING THE
DIFFERENCES OF THE OUTPUT VOLTAGES OF THE METER AS MEASURED BY
THE HP3455A DIGITAL VOLTMETER, AND DIVIDING THE RESULTS BY 2.
ALL POWER MEASUREMENTS ARE MADE IN THIS FASHION, AND ARE AC-
COMPLISHED WITHIN THE PROGRAM BY SUBROUTINE Aug_pouer.
THIS PROGRAM IS ALSO SELF-CALIBRATING, IN THAT IT ALSO USES
THE HP3455A DVM TO MEASURE THE RMS VOLTAGE PROVIDED BY THE
HP3325A SYNTHESIZER'FUNCTION GENERATOR ACROSS A RESISTOR OF KNOWN
VALUE, COMPUTES THE POWER EY THE FACT THAT Pd = < Vr-ms~£> 'R, THEN
COMPUTES A CALIBRATION FACTOR THAT, WHEN MULTIPLIED BY THE
CORRECTED OUTPUT OF THE POWER METER AS DESCRIBED ABOVE, WHICH
IS ONLY PROPORTIONAL TO THE AVERAGE POWER, YIELDS A CORRECTED
VALUE EQUAL TO THE POWER MEASURED BY THE DVM, WHICH IS USED AS
THE STANDARD.
THIS SELF CALIBRATION IS ACCOMPLISHED IN THE FIRST PART OF THE
PROGRAM.
THE FIRST PART OF THE PROGRAM ALSO INCLUDES THE OPTION OF A MORE
COMPLETE CALIBRATION, WHICH INCLUDES A MEASURE OF THE DRIFT OF THE
SYSTEM (MOST OF THE ERROR IN THE SYSTEM IS DUE TO l'F NOISE IN THE
AMPLIFIERS OF THE POWER METER TEST SYSTEM), AND ALSO A MEASUREMENT
OF THE FREQUENCY RESPONCE OF THE SYSTEM. THE POWER METER IS DE-
SIGNED TO BE ACCURATE TO «• 1 X OR BETTER FROM 1 Hz TO 100 KHz FOR
MEASUREMENTS OF POWER IN THE RANGE OF 1 mW.
THE PROGRAM PROMPTS THE USER THROUGHOUT, AND IS EASY TO USE.
THE PRO
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ASSOCIATED
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MADE. THE
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MENTS. THI
POWER USED
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TO ADD OR
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**************
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THE TOTAL POWER MEASUREMENT.
*******************************
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511
912
513
514
528
530
540
550
551
552
553
554
555
556
560
570
580
590
600
610
630
631
632
633
634
635
636
650
651
652
653
654
655
656
660
661
662
663
664
665
666
670
630
690
700
710
720
730
740
750
760
770
780
790
300
810
820
330
840
850
860
370
880
390
900
910
920
930
940
***************************************************
THIS SECTION ALLOWS USER TO SET PRINTER TO CRT OR HARBCOPY
INPUT "PRINTER IS 16 OR 0?",Pr
IF Pr«16 THEN PRINTER IS 16
IF Pr = THEN PRINTER IS
************************#****#***#******##*#****#**
THIS SECTION DIMENSIONS ARRAYS AND PRE-COHF ICURES
THE HP3455H DVM AND THE HP3325P FUNCTION GENERATOR
AND INITIALISES VALUES
DIM CommlIt300],P<100),Etl00)
Vol tmeter«722
Func_gen=71
7
RESET Voltmeter
OUTPUT Voltmeter; "F2R7T1M3A1H1D1"
OUTPUT Ftinc_gen; "SMRD1FU1"
output Func gen; "friohzamiovoofovO"
*********** ******************** ***************
ALLOWS USEP TO ENTER VALUE OF TEST RESISTOR USED IN
SELF-CALIBRATION
INPUT "VALUE OF TEST RESISTOR <OHMS)=?",R
***+******-»******************************
CALLS SUBROUTINE Confirm TO GET CONFIRMING VALUES OF
POWER FOR SELF-CALIBRATION
GOSUB Confirm
******************************* ****************
SECTION BELOW PROVIDES FOR SINGLE CALIBRATION AT FREQ.
OF 10 Hz.
FIXED 6
PRINT " "
PRINT "****************#**********************************•'
PRINT " "
PRINT " 10 HZ CALIBRATION <SINE WAVE)"
PRINT " "
PRINT "VALUE OF TEST RESISTOR (OHMS)=",R
PRINT " "
PRINT " "
PRINT "VOLTAGE RMS«"
,
V_a<jg, "VOLTAGE PK = "
, V «vg*2* . 5
PRINT " "
PRINT "V RMS S1G=", V_sig, "V PK SIG=",V sig*2~.5
PRINT " "
PRINT "TRUE AVG POWER <MW> = "
,
P_«ug_»u, "+/-»
,
P_err_r»u
Fl ag-0
GOSUB flyg_pow*r
Fl ag-1
PRINT " "
PRINT "V_POWER=" , V_power, '*/•,-.'
,
V_power_err
Cat P_awg_mu-'V_power
Cal_err=Cal
*
< C V_pouer_err/V_power> ~2+<P err mw/p avg mw)~2>~.
PRINT " "
PRINT "CAL. FACTOR=",Cal ,**'-", Cal_err
P_meas_err l=P_meas*< (V_power_err/V power> A2+CCal err/Cal)"2>'
PRINT " "
PRINT "POWER, <MW>=",P_meas*Cal
,
»/•-
,p meas errl
PRINT " "
PRINT "*******************<
, m , ************************
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952 ! ***##*********************************************
953 I
954 ! SECTION EELOW PROVIDES FULL CALIBRATION, INCLUDING DRIFT
955 ! AND FREQUENCY RESPONSE MEASUREMENTS.
956 !
966 L INPUT "DO YOU WANT FULL <FREQ.> CALIBRATION? < Y/-N>
"
, Resp*
97B IF Resp*<>"Y" THEN GOTO 1720
9813 PRINT " FULL CALIBRATION"
996 PRINT " "
1000 PRINT " COMPUTE AYG. CAL. FACTOR"
1810 FOR G«l TO 10
1020 OUTPUT Fur,c_gen| "FR16H2"
1030 GOSUB Confirm
1040 Flag=0
1050 GOSUB Aug power
1060 FlagM
1070 Cal=P_aug fnw/V power
1080 Cal_aug=Cal a'jg*<G-l >'G+Cal /G
1090 Cal sig=<Cal s i g~2*<G-l J'G-KCal -Cal aug>"2.'G)'-. 5
1100 PRINT Cal
1110 NEXT G
1 120 PRINT " "
1130 PRINT "HVG CAL.=",Cal aug,"CAL. ERR=",Cal lig
1140 PRINT " "
1150 PRINT "PERCENT DRIFT-" , 100*Cal sig'Cal aug,":."
1160 PRINT " "
1170 PRINT " FREQUENCY RESPONSE"
1180 PRINT " "
1190 PRINT " FRgO. <HZ) PUR. <HW) EXP. PWR. <MW> I1EAS. RATIO
<dB>'
1200 PRINT " ERROR
<.y.>"
1210 PRINT " "
1220 FOR H-l TO 15
1230 IF H-l THEN Freq=16
1240 IF H-2 THEN Freq=30
1250 IF H"3 THEN Freq-100
1260 IF H-4 THEN Freq=300
1270 IF H-5 THEN Freq=1080
1280 IF H-6 THEN Freq-3060
1290 IF H-7 THEN Freq=16006
1360 IF H-8 THEN Freq-30000
1316 IF H=9 THEN Freq=76000
1320 IF H"16 THEN Freq=160000
1330 IF H-ll THEN Freq=206600
1340 IF H-12 THEN Ft-eq = 3O0000
1350 IF H-13 THEN Freq=330660
1360 IF H-14 THEN Freq=400066
1370 IF H-15 THEN Freq=16ee606
1380 OUTPUT Func_gen; "FR" , Freq, "HZ"
1390 GOSUB Confirm
1400 GOSUB Aug power
1410 GOSUB Print
1420 IF H<»9 THEN flvg err=flvg err* < H-l > 'H+P»rc err.'H
1430 NEXT H
1440 PRINT " "
1450 PRINT "PVG. X ERROR, 10HZ-100KHZ : " , Hvg err
1460 PRINT " "
127
1478 PRINT "
use OUTPUT Func_ger,; "FU1 FR1 06BHZAM 1 0VOOF0VO"
1490 GOSUB Confirm
1508 GOSUB Aug powtr
1510 PRINT " »
1520 PRINT " 1 KHZ SINE WAVE RESPONSE"
1530 GOSUB Pr-irul
1540 OUTPUT Func_gen; "FU2FR10OOHZAM1 0VOOF0VO"
1550 GOSUB Confirm
1560 GOSUB Awg power
1570 PRINT " »
1588 PRINT " 1 KHZ SOUARE WAVE RESPONSE"
1590 GOSUB Printl
1600 OUTPUT Func_gen; "FU3FR1 0OBHZAM 10VOOF8VO"
1610 GOSUB Confirm
1620 GOSUB Aua power
1638 PRINT " "
1640 PRINT " 1 KHZ TRIANGULAR WAVE RESPONSE"
1650 GOSUB Print.1
1668 OUTPUT Func_gen; "FUOOF0VO"
1670 GOSUB Confirm
1680 GOSUB Avg power
1690 PRINT " "
1700 PRINT '• GROUND < NO POWER) RESPONSE"
1718 GOSUB Print 1
1711 !
1712 1 **#**>-+**•******** + ******************************
1713 1
1714 ' SECTION BELOW PROVIDES FOR UP TO 100 SEPERATE POWER
1715 ! MEASUREMENTS.
1716 !
1720 FOR K-l TO 180
1721 !
1730 DISP "ENTER COMMENTS, MEASUREMENT »
"
,
K
1740 GOSUB Belay
1750 LINPUT Comml*
1760 IF CCommlt="NONE" > OR <Comml»*"ST0P" ) OR (COMl*« "END" > THEN GOTO 1850
1778 DISP "HOOK UP VU> AND I<») CONNECT-IONS FOR MEASUREMENT # " , K
1788 PAUSE
1798 DISP "WORKING, POWER MEASUREMENT »",K
1808 GOSUB Aug power
1818 GOSUB Print2
1828 PCK)-P_meaS
1838 E<K> »P_meas_s rr
1831 !
1848 NEXT K
1841
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1842 ! ***************************************************
1843 !
1844 ! SECTION BELOW ALLOWS USER TO SUBTOTAL ALL POWER
1845 ! MEASUREMENTS.
1846 !
1853 DISP "DO YOU WISH SUBTOTALS' <Y^N>",Que*
1868 COSUB Deli'.'
1878 BEEP
1880 LINPUT Quel
1898 IF QueJO"Y" THEN GOTO 2188
1988 PRINT " "
1918 PRINT "BEGIN SUBTOTALS"
1928 PRINT " "
1938 FOR K2=l TO 188
1940 P sub-8
1950 P~ss« sub-8
1960 DTSP "SUBTOTAL COMMENTS?"
1970 COSUB Delay
1988 LINPUT Comml*
1998 IF < Corner. 1*=" HONE") OR < Coram 1 *= "STOP" > OR <Comri.l »="END" > THEN GOTO 2188
2000 PRINT "SUETOTAL *******************************"
2818 PRINT "
2020 PRINT Comri.u
2030 PRINT " "
2040 PRINT " p.aug */- Sid. D*v."
2050 PRINT " "
2868 FOR K3=I TO 100
2070 INPUT "MEASUREMENT *?",Mn
2088 IF Mn=8 THEN GOTO 2168
2890 IF Mn>0 THEN Sign-1
2100 IF Mn<8 THEN Sign=-1
2110 P_sub=P_sub*S.gn*PCABS<MrO >
2120 P_sse_sub=P sse_sub*E<flES<Mr,> >~2
2130 IF Mn>8 THEN PRINT "CO MEASUREMENT" , AESair,>
,
Si gn*P<HBS(Mn) ), E<ABS<Mn> )
2140 IF Mn<0 THEN PRINT "<-> MEASUREMENT ", ABS< Mr, >, S i gn*P < ABS CMn) >, E < ABS< Mr. > >
2150 NEXT K3
2160 GOSUB Priru3
2170 NEXT K2
2180 PRINT "BONE***********************************************"
2190 FIXED 12
2191 !
2192 !
2193 ! ****************************************************
2194 !
2195 ! END OF MAIN BODY OF PROGRAM
2196 !
2288 END
2281 !
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2202
2210 j #***************************************************
2211
2212 ! BEGINNING OF SUBROUTINES
2213 1
2219 1 ****************************************************
2220
2238 ! SUBROUTINE TO GENERATE SHORT DELAY
2242 Delay: 1
2258 FOR Kl=l TO 2088
2268 !
2278 NEXT Kl
2288 RETURN
2298
2388 ! ****************************************************
2318
2328 ! SUBROUTINE TO PRINT FREQ. RESPONSE OUTPUT
2338
2340 Print: !
2358 P meas = P_meas*Cal_avg''Cal
2368 Rat i o*P_meas/P_avg_mw
2378 Perc err=ABS< < P_meas-P_aug_rnu ) ^P_avg_mw* 1 08 >
2388 PRINT Freq.P avg_mw, P_meas, 10*LGT (Rat i o>
2398 PRINT " "," " ," ",Perc_err
2488 PRINT " "
2418 RETURN
2428 ! ****************************************************
2438
2448 ! SUBROUTINE TO PRINT SQ. AND TRIRNG. WV. MEASUREMENTS
2458
2468 Printl: !
2478 P meas=P meas*Cal aug'Cal
2488 PRINT " "
2498 PRINT "PUR. <NW> EXP. PWR. <MU> MERS. ERROR (X)"
2588 PRINT " "
2518 PRINT P aug «u,P mea£,RBS<<P_meas-P_ai>g_ri>u><"P_a>/g_mu*100>
2528 PRINT "
2538 RETURN
2548 1 ****************************************************
2558
2568 ! SUBROUTINE TO PRINT POUER MEASUREMENT DRTR
2578
2588 Print2: !
2598 IF Resp*<>"Y" THEN Cal_avg=Cal
2688 P_meas=P_rne a* *Cal_avg/Cal
2618 P meas err=P meas err*Cal_avg/Cal
2628 PRINT "MEASUREMENT #",K
2638 PRINT " "
2648 PRINT Commit
2658 PRINT " "
2668 PRINT "P,ayg CnJO = ",P meas, '+/- " f P_meas_err
2678 PRINT " "
2688 PRINT " ","<+/-", P raeiS_err/P_«eas*100, "'-;)"
2698 PRINT " "
2788 PRINT "**************************************************"
2718 RETURN
2728 ! ****************************************************
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2738
2740
2750
2760
2778
2793
2798
2888
2818
2828
2838
2848
2858
2868
2878
2888
2898
2988
2918
2920
2938
2948
2950
2968
2970
2988
2998
3800
3818
3828
3030
3040
3050
3060
3070
3030
3090
3100
3110
3120
3138
3148
3150
3160
3170
3180
3198
3200
3210
3220
3230
3240
3250
3260
3270
3288
3290
3300
3310
3320
"
,
P_sub, P_sse_sub*
Print3: I.
PRINT ""
PRINT "SUBTOTAL",
PRINT
PRINT "Pavg, (MM 3 =",P sub, "+/-", P sse sub*.
5
PRINT " " "
PRINT " ")"<+/-", Psse sub'.S/P sub»180,"V
PRINT " "
SUBROUTINE TO MAKE CONFIRMATION VOLTAGE/POWER MEASUREMENTS
UTILIZING THE DVM (HP 3455R)
Confirm:
!
OUTPUT Voltmeter; "F2R7T1M3R1H1D1 "
WRITE 10 3,5;3
GOSUB Re4d_uoliige
FOR 1=1 TO 25
GOSUB Read_uol tage
V_aug»V_avg*( I -1 )/I+Val ue/
I
V~sig-(V_sig-2*(I-l)'I+(Value-V avg>~2.< I >~. 5
NEXT I
P_aug_mw = V_.iug~2/R* 1880
P_err_mw = ABS(2*V_aug*V_si g'R>*1000
RETURN
***************************************************
SUBROUTINE TO MAKE AVG. POWER MEASUREMENT, CORRECTED
FOR CMRR
Avg_power:
!
OUTPUT Vol t meter
;
"F1R7T1M3A1H1D1"
IF Flag»8 THEN Cal-1
IF Flag=0 THEN Cal_err»8
V_aug»0
V_si g»0
FOR J-l TO 2
IF J-l THEN WRITE 10 3,5;0
IF J-2 THEN WRITE 10 3.5J2
FOR Jll-1 TO 13000
! DELAY FOR POWER METER SETTLING
NEXT J 11
FOR JIM TO 15
GOSUB Read_uoltage
! PRINT Value
V_aug=V_aug»(Jl-l)/Jl-fValue^Jl
V sig-<V_sig'-2«<Jl-l>/Jl*<Value-V aug>-2^Jl )-. 5
NEXT Jl
V_»(J>-V_aug
V_s(J>-v_si g
NEXT J
V_pouer-ABS( < V_i< 1 >-V_a<2>>^2>
V_pouer_err=. 5* ( v_s < 1 ) -2*V_s < 2) "2
>
-
.
5
P_meas«V_pouer*Cal
P_meas_err = P rneas*< ( V_power srr'V power >~2+(Ca1 err/Cal >~2>".
5
RETURN
! ***************************#**#******##*********#
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3330
3340
3350
3360
3370
3380
3390
3400
3410
3420
3430
3440
3450
3460
3470
3480
3490
3500
3510
3520
! SUBROUTINE Tu READ DVM VOLTAGE
I
Read_uol t age: !
TRIGGER Voltmeter
Status: !
STATUS Vol tmeter;Stat
IF Stat=65 THEN Get_ualue
IF Stat-0 THEN Status
DISP "DVM ERROR"
BEEP
STOP
Get_ual ue: !
ENTER Vol tmeter; Value
RETURN
! it*********************************************
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C-2 Methods
,
C ircu it rv and Programs Used in Different ial
Linearity Error Measurement
C . 2 . 1 General Descript ion
C .2 . 1 . 1 Programmab le Voltage Reference Test Circuit
In order to measure the differential linearity error, it was
first necessary to develop a device capable of putting out a
voltage that could be regulated to within 1/2 LSB. The device
used is the programmable reference voltage test circuit shown in
Fig. C.4, which is capable of being programmed by the HP9845B to
supply any voltage within the range from +5 VDC to -5 VDC and
regulating the voltage to within +_ 6 fiV.
C , 2 . 1 . 2 Basic A ppr o ach t_o_ Dif fer e nti al L inea r ity Error
Me asu r emen
t
The basic approach to linearity measurement is to locate
specific bits of output code from the 15-bit ADC under test by
finding the value of the input voltage needed to produce this
value of output code.
The differential linearity error is measured by determining
the voltage for any given bit for which the output code is the
within +, 1/8 LSB of the desired bit, then taking the difference
in these input voltages (in bits, or units of 305.2 (xV) for
decremented values of average output code, which ideally should
represent a decrement of 1 bit of input code, and finding the
absolute value of the difference between the measured value and
the ideal value (see reference [2]). The differential linearity
error is given by:
Diff. Lin. Err. =• I(V,
'i-1 ) -II (Eq. C.l)
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where V and V i represent a voltage in bits for the i-th
output code and (i-l)-th output code respectively.
The error associated with this process is given by:
Error, D.L.E. " .177 LSI (Eq. C.2)
The circuit and the algorithm used to compute the
differential linearity error are described more exactly in the
following sections.
C.2. 2 C ircu it De s c r ip t ion for tjhe_ P r og r amm ab 1 e Vo 1 t ag e
Reference Test C ircuit
C .2 . 2 . 1 Gener a 1 Descript i on
The progr ammab le voltage reference test circu it shown in
Fig. C.4 is designed to regulate voltage by continuously
re-measuring the output voltage and correct ing for errors.
C .2 .2 .2 Principle of Operation
The test circuit performs this by first setting a voltage
level calculated approximately by the computer to within 1 bit,
which, for the 16-bit DAC , the MP9331, correspond to increments
of 152.6 uV when using the REF-02 5V Reference as shown in
the circuit diagram in Fig, C.4, Then the output of the test
circuit is measured by the HP3455A DVM , and the difference
between the output voltage and the desired voltage is computed,
providing a calculated value for the voltage that must be added
to get the output voltage to the desired value. The output DAC-
follower has a resistor applied in the inverting adder
configuration at a nominal ratio of 1:100, which can add a
voltage l/100th of a voltage supplied to it by the programmable
HP3325A Synthesizer/Function Generator, shown in the block
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Fig. C.5. Block diagram, automated test system
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ideal value is used to supply correction.
The prog ramroab le voltage reference test circuit supplies the
voltage calculated by the computer to yield a specific output
code. The output code is then measured for approximately 16
trials (more may be used for greater resolution), and an average
computed. The difference between this average output code and the
desired number of bits is taken, and represents the correction
needed (in bits or units of 305.2 JiV ) to make the input voltage
put out the desired output code.
This process is repeated as often as necessary to obtain
an average output code that is within 1/8 LSB of the
desired code, with the exception that when oscillation around
a particular output code is detected by comparison of the signs
of the difference between output codes and desired codes in
successive runs, then the computer tells the programmable
voltage reference to increment by l/2th of the difference,
applying a heavy damping factor to the system, or l/4th of
the difference if oscillation is still detected. This helps
overcome the effect of the noise output of the 15-bit ADC,
the effect being that the noise causes the small increments of
the ADC all but indistinguishable, and allows more averaging to
be performed within the approximate area wherein the desired bit
may be expected to be found. Up to 30 runs or trials for a
particular output code are allowed by the program.
The program makes 497 separate differential linearity error
measurements, with roughly 100 measurements being made in 5 input
voltage ranges. The ranges are close to + 5 V (desired output
138
codes are 16383 to 16285), + 2.5 V (desired output codes of 8242
through 8143), V (+50 through -49), - 2.5 V (-8142 through
-8241), and - 5 V (-16264 through -16383).
The program is given in the next section.
C.2.4 The Program "BTHNTR"
The basic explanation of the operation of program "BTHNTR"
and the algorithm used was explained in the preceding section.
C .2 .4 .1 The Program Listing
The listing for the program is given on the following pages,
and the data obtained is given in Appendix D.
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18
28
30
40
50
69
78
38
93
100
118
128
138
148
158
163
179
188
198
208
218
228
238
248
258
268
278
230
298
308
318
328
338
348
358
368
378
388
398
488
410
420
430
440
458
468
470
430
490
588
518
520
********** ***************
BTHNTR IT HUNTER)
PROGRAM USED TO DETERMINE LINEARITY OF 15-BIT
A-D CONVERTER BY DETERMINING THE VOLTAGE
REQUIRED TO PRODUCE A PARTICULAR OUTPUT CODE
OF 15 BITS.
THIS PROGRAM CHOOSES THE OUTPUT CODE DESIRED
FROM A RANGE OF APPROXIMATELY 508 SAMPLE POINTS
AS SHOWN BELOW.
INPUT VOLTAGE;
- *5.8 V
- *2.5 V
- 0.0 V
• -2.5 V
DESIRED OUTPUT CODES
16333 TO 16235
3242 TO 8143
58 TO -49
-8142 TO -8241
-16264 TO -16383
THE PROGRAM DECREMENTS THE DESIRED OUTPUT CODE
WITHIN EACH RANGE AND ATTEMPTS TO FIND INPUT
VOLTAGE CAPABLE OF PRODUCING DESIRED OUTPUT CODE.
THE PROGRAM ACCOMPLISHES THIS BY MEASURING THE
NUMBER OF BITS IT IS IN ERROR FROM THE DESIRED
OUTPUT CODE, AND INCREMENTS THE INPUT VOLTAGE
BY THAT NUMBER OF BITS.
OSCILLATION IS DETECTED WHEN THE PRODUCT OF THE
DIFFERENCES FROM THE DESIRED OUTPUT IS NEGATIVE,
AND THE PPOGRAM ATTEMPTS TO CORRECT FOR THIS BY
ONLY INCREMENTING BY 1^2 THE NUMBER OF BITS IT IS
IN ERROR BY, AND IF OSCILLATION IS STILL DETECTED,
IT ONLY INCREMENTS BY 1.-4 THE NUMBER OF BITS IN
ERROR.
IF AFTER 30 ATTEMPTS TO FIND THE DESIRED OUTPUT
CODE IT IS UNABLE TO, IT PRINTS THAT THE DESIRED
BIT "DOES HOT CONVERGE".
THE MEASURED RESULTS OF THIS PROGRAM
IN DATA FILE "SAMPLE"
IRE STORED
»**************-******************************
THIS PROGRAM HAS FOR DATA FILES: "SAMPLE"
***************-******************************
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53a
540
55a
563
5?a
580
590
E"
sae
610
620
633
64a
65e
66a
678
6sa
690
730
710
720
730
740
730
760
770
780
790
300
918
328
930
940
350
863
878
330
990
900
910
920
933
948
933
968
978
988
'
990
1088
1318
1028
1030
1040
I
a**************-******************************
PRINTER IS O
PRINT " "
PRINT " "
PRINT " BIT NO. PRESENCE STB. DEV.
PRINT " "
PRINT " "
INPUT "DO YOU WANT PRINTER TO BE 16 OR 3? <ANS.: 16 OR 0>",Pr
IF Pr-8 THEN PRINTER IS 3
IF Pr-16 THEN PRINTER IS 16
ft*************-******************************
THIS SECTION ASSIGNS "SAMPLE" AS THE DATA FILE
ASSIGN »1 TO "SAMPLE"
DIM Chl<2>
I ********************************************
I THIS SECTION PPECONFIGURES THE DVM FOR HIGH
! RESOLUTION DC VOLTAGE MEASUREMENTS AND THE
I FUNCTION GENERATOR FOR PROGRAMMABLE DC OFFSET,
Vol tatt er»722
Func g*n»717
RESET VoUmeler
OUTPUT Vol tm«t»r; "F1R7T1M3A1H1D1"
OUTPUT Func_gen; "SMRD1FU8"
I
************ *-«******* **************
THIS SECTION DEFINES VOLTAGE ASSOCIATED UITH
ONE BIT
Bi t-3*2-<-14>
Bi tl»5*2-<-14>
Sum miss=0
!
**»************-******************************
THIS "FOR" LOOP COLLECTS THE DATA ON THE APPRO::.
388 DATA POINTS.
FOR 1-1 TO 380
!
Bif_bi t-3
B p"0
Dbf l»g-0
141
1053
iaea
1373
1888
1890
1 108
ma
1128
1138
1148
1158
1 168
1178
1138
1198
1288
1218
1228
1238
1248
1258
1268
1278
1288
1298
1388
1318
1328
1338
1348
13S8
!3b8
1378
1388
1398
1488
1418
1428
1438
1448
1438
1468
1478
1483
1493
1386
1518
1528
1538
1548
1558
1563
!
! THIS SECTION SELECTS THE DESIRED OUTPUT CODE
! BY STARTING WITH flPPROPR IATE INITIAL VALUES HMD
! DECREMENTING UITH EHCH PRSS THROUGH THE LOOP
IF 1.1 THEN Hum bits-2M4-l
IF 1-1 THEN V id«a]=Num bitstBit
IF (I>1) HND ~I<188) THEN Num bits-Nu»_bi t s-1
IF <t>l) HND (KI88) THEN V ideal=V avg-Bit
IF 1-160 THEN Nu»,_bi ts-2-13~58
IF 1-188 THEN V i deal -Num bits*B(t
IF <I>188) HND ~I<288> THEN Num bits-Num bits-1
IF <I>188> AND <I<288) THEN V_ideal-V aug-Bit
IF I "208 THEN Nurir blts-50
IF I "288 THEN V_ideal»Num_bi ls«Bl
t
IF <I>233> HND ~K388> THEN Num b 1 1 s =Num_b I t s-
1
IF <I>203> AND •.U388) THEN V_i deal -V_avg-B i t
IF 1=388 THEN Nut.i_bi t s--2- 13i-53
IF 1*388 THEN V ideal-Num bit**Bit
IF <I>308) HMD 7i:438) THEN Num bits-Num bus-1
IF <I>380) AND (K488) THEN V ideal -V_aug-Bi
t
IF 1-488 THEN Nui» b i % S--2- 14*132
IF 1-488 THEN V_j deal -Num bits»Bit
IF <I>488) HUB 7l<-588> THEN Num bits-Num_b I t 3-
1
IF (I>430) HND (I<»388) THEN V_ideal-V aug-Bit
*#**#*********- >**#*****»+**»
I
Dbf lag«3
Dbf lagl-8
Dn-8
Err-3
THIS "FOR" LOOP ALLOWS UP TO 38 CORRECTIONS
OF INPUT VOLTAGE TO TRY TO DETERMINE THE
INPUT VOLTAGE REQUIRED TO OBTAIN A PARTICULAR
OUTPUT CODE ON THE AVERAGE TO WITHIN 1^8 LSB.
FOR I 1 — I TO 38
»*#*********#*****«#
THIS CONDITION DECIDES WHETHER THE VOLTAGE
CAN BE DETERMINED OR NOT FOR A PARTICULAR
DESIRED OUTPUT CODE. IF IT CANNOT BE DETER-
MINED, THE BIT IS SAID TO NOT CONVERGE.
IF 11-33 THEN Err--1
142
1573
tssa
1593
ieee
i s:a
1623
1633
1643
1653
1668
1673
16S3
1698
1783
1718
1723
1733
1743
1758
1763
1778
1738
1798
1388
1318
1323
1338
1348
1358
1868
1878
1888
1893
1988
1913
1923
1933
1948
1958
1968
1973
1988
1998
2888
2818
2328
2838
2848
2858
2868
2878
2388
2898
2188
2118
2128
*+***********-*****
THIS SECTION DETERMINES THE VOLTAGE COR-
RECTION NECESSARY to approach the input
VOLTAGE FOR H PARTICULAR CODE AS CLOSELY AS
POSSIBLE.
V_i deal =V_i deal -Dif_b(t*B it
Dec_rep=INTC<5-V_ideal>'<5»2A <-15>>)
GOSUB Wr i t e_dac_JOl tg
GOSUB Read_~o1t«ge
********************
v_dif»e
PRINT " "
**************--****
THIS "FOR" LOOP ACTUALLY CHANGES THE
VOLTAGE TO THE DESIRED VALUE AND ALLOWS
THE VOLTAGE TO STABILIZE FOR 28 COUNTS,
THEN MEASURES AND AVERAGES THE OUTPUT
CODE FOR 16 COUNTS.
I
FOR J-l TO 44
**************
IF J-l THEN Aug = >j
IF J«l THEN Sig = u
! **************
THIS SECTION READS THE VOLTAGE OUTPUT
OF THE PROGRAMMABLE REFERENCE VOLTAGE
TEST CIRCUIT, AND CORRECTS THE VOLTAGE
BY OUT-PUTTING A VOLTAGE ON THE HP3325A
SYNTHESIZERvFUIICTION GENERATOR.
GOSUB Read uoltag*
V_dlf»v_ideal-Val'je+V dif
V out--133*V dif"
OUTPUT Func_gen; "OF" , V out,"VO"
!
! **************
I
GOSUB R*ad_wol tag*
FIXED 6
IF J<»25 THEN GOTO 2763
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2130 ! **************
2143 I
2158 ! THIS SECTION SELECTS THE CHANNEL OF
2168 ! THE 15-BIT A-D TO READ FROM, THEN
2178 ! REALS IN THE DATA
2198 I
2198 WRITE 10 3,5;3
2288 WRITE 10 3,5;
1
2218 READ 10 3,6;Datal
2228 !
2238 ! **************
2248 !
2258 Chl(2)-0ital^2
2268 !
2278 ! **************
2288 !
2298 Dif»Chl<2)-Chl<l >
2388 !
2318 I **************
2328 !
2338 ! THIS SECTION PREVENTS THE PROGRAM FROM
2348 ! PERFORMING ANY COMPUTATIONS UNTIL THE
2358 ! INPUT VOLTAGE HAS HAD A CHANCE TO SETTLE,
2368 ! ALLOWING 23 COUNTS BEFORE PERFORMING
2378 ! COMPUTATIONS.
2388 !
2398 IF J<-28 THEN GOTO 2668
2488 I
2418 ! **************
2428 !
2438 ! THIS SECTION PERFORMS COMPUTATIONS, AVERAGING
2448 ! THE INPUT VOLTAGES AND OUTPUT CODES.
2458 !
2468 I V_avg = AVERAGE VOLTAGE OUTPUT BY TEST CKT, INPUT TO 15-EIT DAC
2478 !
2488 ! V_sig = STANDARD OF DEVIATION, VOLTAGE INPUT TO 15-BIT ADC
2498 !
2588 ! Aug • AVG. OUTPUT CODE FROM 15-BIT ADC
2518 !
2528 ! Stg » STE. DEV. OF OUTPUT CODE
2538 !
2548 K»J-28
2558 I
2568 V aug«V_iug*<K-l/ .Ki-Val ue'K
2578 V~sig-<V s
I
g-2*a - I >'K*< Val ue-V avg>~2'K)-.5
2588 Aug =Aug*TK-l)^K*CHl<2)-'<
2598 Sig=<Sig-2*<K-l).'K + (Chl<2)-Avg)-2--K)».5
2688 !
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THIS SECTION STORES PREVIOUS OUTPUT CODES TO
DETERMINE DIFFERENCE AFTER NEXT INCREMENT OF J
2610 I **********
2620
2630
2640
2650
2660 CMCl)"Chl<2>
2670 !
2680 I **************
2690 !
2700 IF J>26 THEN PRINT tat »l/2, Aug, S I g, Val ue
2710 !
2720 IF Datal'2=Num bus THEN B_p»l
2730 I
2740 ! *«*********
2750 I
2760 NEXT J
2770 !
2780 I *************-*******
2790 I
2800 I THIS SECTION PRESENTS STATUS OF BIT BEING HUNTED FOR
2810 ! ON THE CRT.
2820 !
2830 PRINT " "
2840 PRINT "BIN. CONV. AVG. STD. DEV. (BITS) V. AVG
2850 PRINT
2860 PRINT Aug.Sig.V *yg,V_slg
2870 !
2880 Di f_bl t»Aug-Num_ei ts
2890 Db2"Dlf bit
2900 '
2910 IF ABStDlf bit><=.125 THEN PRINT **************************
2920 IF RBS<Dif~blt><=. 125 THEN PRINT " "
2930 IF ABS<Dif~bnX=. 125 THEN PRINT " IDEAL." , Hum_bi t», ««¥«», Bug, "STS. DEV.«
i Si g
2940 IF CABSCDlf bit J ».125> AND CB_p-l) THEN PRINT -PFESEHT NUMBER IS " , Num_b
i
t»
2950 IF ABSCDif bltX',129 THEN PRINT " "
2960 IF IN(tir"»lt)<>. 125 THEN PRINT ••,...*•******..******-»*"
2970 IF ABSCDl f~bi t X=. 125 THEN GOTO 3338
2930 I
2990 I ********************
3000 !
3010 IF Il-l THEN GOTO 3200
3020 '
3030 ! »***•»«•».«"»«"
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3048
3858
3868
3878
3808
3898
3188
3118
3128
3138
3148
3158
3168
3178
3138
3198
3288
Dn
3218
3228
3238
3248
3258
3268
3278
3288
3298
3388
3318
3328
3338
3348
3358
3368
3378
3388
3398
3488
3418
3428
3438
3448
3458
3468
3478
3488'
3498
3588
3518
3528
3538
I
THIS SECTION DETECTS OSCILLATION BV SEQUENTIALLY
MEASURING DIFFERENCE OF OUTPUT CODES FROM DESIRED
OUTPUT CODE. IF OSCILLATION IS DETECTED, THE PROGRAM
ONLY INCREMENTS BY 1'2 OF DIFFERENCE. IF OSCILLATION
IS STILL DETECTED AFTER 4 MORE MEASUREMENTS, THE PROGRAM
INCREMENTS BY 1/4 OF THE DIFFERENCE.
IF (SBStDif b1t/Dbl>>.5> AND <Dt f_b1
t
tDbl<8> THEN Dbflig-1
IF Dbf Iag=l~THEN Di f_bi t»Di f_bi t/2
IF Dbflag'l THEN Dn=Dn*l
IF <Dn>^4> AND <AE:<Dif_bit/Dbl>>.25> AND <Dif_b
IF Dbflagl*! THEN In f_bTt-Di f_bi t/2
Dbl'.O) THEN Dbf I igl = l
I ********************
PRINT Db2,Dbl, Dif_C.it, "
Dbl>Db2
I ********************
I
NEXT II
"DBFLAG-",Dbf lag, " DBFLAG1"" , Dbf 1 ag 1 , "DN»
I
*##*•*#*** -***********
! THIS SECTION PRINTS WHEN UNABLE TO FIND INPUT
! VOLTAGE FOR DESIRED OUTPUT CODE AFTER 38 TRIES.
PRINTER IS 8
IF Err-1 THEN PRINT "ERROR »* THE BIT BELOW DOES NOT CONVERGE"
PRINT Nura_bit»,B_p.Sig,V_»vg
!
PRINTER IS 16
I
I
**##* +*** +»***•»-'*»******** +
! THIS SECTION RECORDS NUMBER OF MISSING BITS FOUND
IF (Nun bit»*2 MOD 2»8> AND CB_p=8> THEN Stim_mi ss»Sum_mi ss« 1
DISP "THE TOTAL SUM OF MISSING BITS IS: " , Sum_»ll ss
!
!
******************************
! THIS SECTION STORES THE DATA IN "SAMPLE" AFTER
! EACH MEASUREMENT
PRINT #l;Num_bi ts, B_p, Aug, S 1 g, V_ayg, V_5 i
g
!
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3548 I »».*«s**«* )s4,#»if«Mm#(tl
3550 !
3563 3 o=3
3573 I
3580 ! ************.************,*
3598 I
3680 NEXT I
3610 !
3620 ! ***«*********************#*»******»*,**«»***»***
3638 !
3640 PRINT •' "
3650 PRINT " "
3660 PRINTER IS 8
3670 PRINT "THE TOTAL SUM OF MISSING BITS IS: ".Sum miss
3680 PRINT " "
3690 PRINT "*****»***-**+****DONE"
3708 PRINTER IS 16
3718 PRINT " »
3728 PRINT "
3730 PRINT "
3740 PRINT " "
3758 PRINT "*********^*******DONE"
3768 !
I *»*#**********************+*#******#**»*.*****
!
END
SUBROUTINE TO OUTPUT CODE TO DflC TO CONTROL VOLTAGE
3778
3788
3790
3808
3818
3828
3830
3840
3850
3860 Urite_dac voltg: !
3870 IF <Dec_rep>=0> HUD <Dec_rep<=32767> THEN Humb=-Dec_rep-1
3880 IF <Dec_r-ep>«32763) AND <Dec_rep<*65535> THEN Humb=65535-Dec rep
3890 WRITE 10 3, 6; Numb
3900 RETURN
3910 !
3920 ! ***********-»***#**»**«»**»««**«***«»*„»,
3930 ! t»««H««»*.i.*.«m4.J »H »( » (»„»„„„„„„1„,
3940
3950
3960
3970 Read_vol tage: I
3988 !
3990 TRIGGER Voltmeter
4888 Status: !
4018 STATUS Vol t meter; Stat
4020 IF Slat=65 THEN Get_ualu»
4030 IF Stat=8 THEN Status
404B DISP "DVM ERROR"
4050 BEEP
4068 STOP
4070 Get_value: !
4880 ENTER Vo
1
tmeter ; Val ue
4090 RETURN
4100 !
4110 ! ************* +**************#**#*****#**#**
4120 ! **»************************»*#*************
4138 I
SUBROUTINE TO READ DVM VOLTAGE
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APPENDIX D
DATA OBTAINED FOR POWER AND DIFFERENTIAL
LINEARITY ERROR MEASUREMENTS
• 1 Powe r Mea su remen t Da t a
The data presented is the original output of the program
"POWERM", with the complete calibration section preceding the
individual measurements, which are followed by the subtotals.
148
***************************************************
10 HZ CALIBRATION (SINE WAVE)
VALUE OF TEST RESISTOR (OHMS)" 10004.000000
VOLTAGE RMS = 3.967376
V RMS SIG = .011391
TRUE ftVC POWER <MW> = 1.573373
V_POWER= 1. 132337
CAL. FACTOR= 1.330679
POWER, (MW>« 1.573373
************************
VOLTAGE PK =
V PK StC«
************
1.333149
1.333352
1.341329
1.332301
1.337384
1.339990
1.346123
1.333344
1.339748
1 . 340346
AVG CAL.=
PERCENT DRIFT=
FULL CALIBRATION
COMPUTE AVG. CAL. FACTOR
1.333749
.252286
CfiL. ERR"
5.610717
.0161 10
.009035
.000331
. 007654
. 00631
1
.003377
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FREQUENCY RE 3P0N3E
FREQ. CHZ) PUR. <HW) EXP. PWR. (MM) HEflS. RATIO (dE)
ERROR <•-:>
10. 00O0O0 1.576104 1. 574234 -.005157
. 1 18669
30. 00 1.576603 1 . 577317 . 003344
. 077033
100.000000 1 . 573697 1 .583529 .013273
. 306095
300. 000000 1. 580060 1 . 566404 -.037699
.364295
1000. 000O0O 1.582420 1 . 584907 . 006321
. 157175
3000. 000000 1. 533970 1 . 581326 -. 007254
. 166900
10000. O00O00 1. 585260 1 . 5832S0 -. 005427
. 124873
30000. 000000 1.584712 1 .588410 .010123
.233352
70000. 00000 1 .584018 1 . 538504 .012281
. 283139
100000. 000O00 1.584037 1 .612005 . 076012
1 .765649
200000. 000000 1. 535607 1 . 753008 .435884
10.557540
300000. 000000 1 .583034 2. 077555 1 . 180623
31 .233817
330000. 000000 1 . 582888 1.051022 -1.778384
33.600987
4O0O00. OOO 1.533018 . OO0092 -42.339377
99.994165
lOOuuOu. UUUUO0 1.576711
. 000012 -51. 010177
99. 999203
flVG. :: ERROR, 10HZ-100KHZ :
150
.259065
1 KHZ SINE WAVE RESPONSE
PWR. aiH) EM P. PUR. •, MH.) MEFIS.
1.58551? 1.569428
ERROR C«)
1.014757
1 KHZ SQUARE WAVE RESPONSE
PUR. CMH) EXP. PUR, 'MW) HERS, ERROR (JO
3.044286 3.194921 4.948123
1 KHZ TRIANGULAR WAVE RESPONSE
PUR. CMVO EXP. PWR. CKW) MEhS. ERROR C'.i
1.102583 1.055916 4.232443
GROUND CNO POWER) RESPONSE
PUR. <MU) EXP. PWR. (MW> NEAS. ERROR <:•.!>
.000392 .001521 288.626403
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MEASUREMENT » 1.080096
POINT +R Rpl i 10K PULL-UP RESISTOR) CURRENT MEAS: +fl VOLTAGE MEAS: + A
P.ivg <mW.' = .365041 /•- .000297
<+•- .456896 5C)
**************************************************
MEASUREMENT * 2.860000
POINT +p Rpl 10K PULL-UP RESISTOR) CURRENT HEPS: +A VOLTAGE MEPS: *7.5VBC
P.ivg U,U) .030379 /- .MSMS
<.-- 4. 156361 I)
**************************************************
MEASUREMENT » 3.000006
POINT *B R|)2 '. 18K PULL-UP RESISTOR) CURRENT PIERS! *B VOLTAGE MEflS: *B
P,4vg («U9 = .013361 /- .000196
<*x- 1.469745 \~>
**************************************************
MEASUREMENT * 4.000066
P.ivg (mU) = .015933 •- .003251
<.+;- 20.397254 ::)
**************************************************
MEASUREMENT » 5.660000
POINT *C CMP1 ':PM339AY QUAD COMP) CURRENT MEAS: +C VOLTAGE MEflS : *C
P.aug <mW) = .324735 *s-> .001005
(+/- .369522 \i
**************************************************
MEASUREMENT • 6.066000
POINT C CMP1 VPM339AY QUAD COUP) CURRENT MEflS: *C VOLTAGE MEAS: *7.5VDC
P,ivg <mU) = .332019 /- .003391
(.*/- 1.021249 Hi
**************************************************
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MEASUREMENT » 7.088668
POINT *D fit '0P-57E: DflC FOLLOWER; CURRENT MEflS! »B VOLTAGE MEflS! *S
P,»v« <«iH) = 1.239923 •- .803504
(/-
.282633 *;>
MEASUREMENT » 3.000008
POINT *D fll C0P-37E2 DflC FOLLOWER) CURRENT MEAS: *D VOLTAGE MEAS: ".SVDC
P.aug <r»W) = 1.381594 •- .084434
(.+/- .348656 -;)
**************************************************
MEASUREMENT » 9.000008
POINT + E Rp3 '10K PULL-UP RESISTOR) CURRENT MEflS: +E VOLTAGE MEflS: *E
P.aug <mW> = .809768 */- .880283
<+/- 2.833438 :<)
**************************************************
MEASUREMENT » 10.888080
POINT +E Rp3 (10K PULL-UP RESISTOR) CURRENT MEflS: *E VOLTAGE MEAS:
P.avg CmW) = .818845
.
*/- .008162
(+/- 1.489796 -.)
**************************************************
MEASUREMENT » 11.888808
POINT *f fll C0P-37EZ DAC FOLLOWER) CURRENT MEflS: *f VOLTAGE MEflS: *F
P.iug <mW> = .914823 /- .882588
(•- .232846 *:)
a**********************************************
MEASUREMENT • 12.888080
POINT *F Al <0P-37EZ OAC FOLLOWER) CURRENT MEAS: i-F VOLTAGE MEflS: *7.5VDC
P,»ug <mW) = .942943 +/- .004963
(•- .526337 S)
**************************************************
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MEASUREMENT » 13.008886
POINT *C REFI (REF-82 5V REFERENCE) CURRENT MERS: *G VOLTAGE MEAS: *C
P.aug <niN) = .791190 *v-
.002224
<+-'-
.282374 X)
********#**************#*#************************
MEASUREMENT » 14.080008
POINT *G REFI . PEF-02 5V REFERENCE) CURRENT MEAS: *G VOLTAGE MEAS: *7.5VBC
P,»ug <mU) = .829752 *-
.88259b
<*'-
.312878 y,1
****************-**-******************************
MEASUREMENT * 15.880000
POINT -A HI '0P-57EZ DAC FOLLOWER) CURRENT MEAS: -A VOLTAGE MEAS1-A
P,av/g (mil) = 1.298953 •-
.003658
<.*'-
.281883 ':)
*#*##***»*#**************#****************»*
MEASUREMENT It 16.008000
POINT -A Al (0P-37EZ DAC FOLLOWER) CURRENT MEAS: -A VOLTAGE MEAS: -7.5VDC
P,»ug <mU) = 1.349195 •-
.004318
<'-
.328863 V.)
MEASUREMENT » 17.000008
POINT
-B CMPI <PM339AY GUAD COMP^ CURRENT MEAS: -8 VOLTAGE MEAS: -B
P.ivg (.U) • .339691 +s-
.003723
<'- 1.897331 :;)
#***********#*****»***********»******»**m +***,
MEASUREMENT « 18.880000
POINT
-B CMPI 'PN339AY QUAD COMP) CURRENT MEAS: -B VOLTAGE MEAS: -7.5VDC
P.aug <«W) * .333506 *s-
.002952
<*"
.835246 ):)
*******************************************»**#***
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MEASUREMENT I 19.880068
MEAS »I8 REPEAT
P,4ug <*M) = .33-1311 *'- .004938
<*- 1.473443 %)
**************************************************
MEASUREMENT • 20.000000
MEAS »1? REPEAT
P,a<jg wnU> = .366284 +/- .004715
<*'- 1.287137 "i>
**************************************************
MEASUREMENT » 21.000000
MEAS »18 REPEAT
P,avg <mW> = .339893 + •'- .004024
'*'- 1.184001 >.•>
**************************************************
MEASUREMENT # 22.000000
MEAS HI? REPEAT
P.avg <«|U> = .339529 /•- .003520
(<•- 1.036797 >:>
I*****************-*********************************
MEASUREMENT II 23.000000
POINT -C A2 (0P-37EZ DAC FOLLOWER) CURRENT MEAS: -C VOLTAGE MEAS: -L
P.avg CmW) * .928088 *'- .002573
t*S- .279638 %1
**************************************************
MEASUREMENT II 24.000000
POINT -C A2 (0P-37E2 DAC FOLLOWER) CURRENT MEAS:
-C VOLTAGE MEAS: -7.5VDC
P.avg CmW) » .944745 *'- .004828
(+/-
.511813 •/.>
**************************************************
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MEASUREMENT « 25.000003
POIHT *H SW1 (BC3e8CJ AN. SW.> CURRENT HERS: + H VOLTAGE HEAS1 *H
P,avg <mW) = .017339 .005745
<+/- 33.143690 -<)
**************************************************
measurement » 26.000008
point *h 3u1 (m 3bscj rn. sw.) curreht mess: *h voltage mefis: *7.5vdc
P.avg <t»W) = .057742 */- .00357 1
< + /- 6. 184940 SS>
******** ********* *********************************
MEASUREMENT « 27.000000
POINT »I SW! (DG303CJ) RN . SW.) CURRENT MEfiS: *I VOLTRGE MERS: *I
P.aug <r»U) = .004174 *'- .003032
<•- 72.643921 *>
««,************* T*********************************
MEASUREMENT • 28.008800
POINT *I SW2 .DG303CJ RN. SW.> CURRENT MERS: *1 VOLTAGE MERS: +7.5VDC
P.ivg (all) • .004315 *'- .002757
<»/- 56.089359 «)
**************************************************
MERSUREMEHT « 29.000080
POINT »J SU3 <DC308CJ RN. SW. ) CURRENT MERS: *J VOLTRGE MEfiS: »J
P.ivg <mw> * .811701 +/- .086239
(.•- 53.751400 >:)
**************************************************
HEfiSUREMEHT « 38.880000
POINT »J SW3 (DG338CJ RN. SW.) CURRENT MEfiS: r) VOLTRGE MERS: +7.5VDC
P.aug <mW) = .015911 *'- .084754
<+/- 29.881601 *)
**************************************************
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MEASUREMENT * 31.600000
MEASUREMENT »25 REPEAT (.POINT *H, SHU
P.ivg <c«W> = .019121 *'- .003463
(*/- 28.570620 ':>
**************************************************
MEASUREMENT « 32.000000
MEASUREMENT »26 REPEAT (POINT *H, SW1>
P.iwg (aU) = .000447 +'- • 884829
<+•- 901.4S6205 ':)
**************************************************
MEASUREMENT I 33.000000
MEASUREMENT »26 REPEAT
P.avg <mW> * .884888 +'-
<+•- 138.231573
**************************************************
MEASUREMENT » 34.8
MEASUREMENT »25 REPEAT
P,aug <mW> = .845796
*****************************************
MEASUREMENT » 35.000000
MEASUREMENT »26 REPEAT
P,»ug <»U) . .050013 »/— .083124
(+/-- 6.247389 S£)
**************************************************
MEASUREMENT It 36.880008
POINT -D SW1 <DC388CJ AN. SH.) CURRENT MEAS: -D VOLTAGE MEAS: -D
P.avg <mN> .0683S1 */- .010542
<*•- 17.324209 Si)
***********************************= **********
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MEASUREMENT * 37, 068086
POINT -D SWI (DG30SCJ fill. SW.) CURRENT PIEftS: -B VOLTAGE MEflS:
-7.SVBC
P.*«g <rnU> = .842555 +.-
,006359
'*'- t«;ll7»M •;)
************************#***********************;,*
MEASUREMENT » 38.880000
MEASUREMEHT It 36 REPEAT
P,aug <mU) »
.019195 .'-
.304705
!'- 24.50883S :;i
****************************************imH,„3 #^ i
MEASUREMEHT » 39.000000
POINT
-E 3W2 <DG303CJ AH. 3U.) CURREHT MEflS: -E VOLTAGE MEflS:
-E
P.avg (kU) = .085423 »•-
.002930
'-''- 54.954926 '.J
******************* *******************************
MEASUREMENT • 40.000000
POINT
-E SU2 'DGSOSCJ AN. SU.) CURREHT MEAs:
-E VOLTAGE MEflS:
-7.5VDC
P.ivg <mW) =
.000094 *,- aaaai;
MEASUREMENT » 4 1.800000
MEHSUREMEHT »40 REPEAT
P.iug <mH) =
.000287 •-
'•* / - 10.26764
****************-*****************************
MEASUREMEHT » 42.000008
REPEAT MEASUREMEHT »39
P.iwg CrnN> =
.800119 *y-
<*'• 22.62236
*******************************************^***^*
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MEASUREMENT # 43.800606
POINT -F SMS CDG308CJ AN. SW.
3
CURRENT MEflS: -F VOLTAGE MSftSS -F
P,aug <mW> = .000206 */- .000020
<+/-- 3.647469 %}
*#*****#**********#***##******************** # * * * -'*
MEASUREMENT * 44.000000
POINT -F SW3 C0G300CJ AN. SW. ) CURRENT MEAS: -F VOLTAGE MEAS: -7.SV9C
P,avg <mW> = .000158 */- .000027
<+•- 17.231894 ':)
MEASUREMENT # 45.000000
REPEAT MEASUREMENT #43
P,avg CmW> = .000159 *•- .000021
<+/- 13.331752 S()
**************************************************
MEASUREMENT I 46.080300
REPEAT MEASUREMENT #44
P,awg <mW) = .000073 +'- .O00O17
<*/- 21.421436 Z>
a*************************************,***,*****,.,.
MEASUREMENT # 47.000000
REPEAT MEASUREMENT #43
P, avg <ntW.> =
. 000258 +/- .000023
(+/- 9.025354 V.~>
MEASUREMENT # 48.000000
REPEAT MEASUREMENT #44
P,awg (mld> = .000090 +/- •080024
(+/- 27. 115933 S0
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MEASUREMENT » 49.08
REPEAT MEASUREMENT »44
P.aug U',W) = .888897 *J- .888832
(.*/- 33.831553 f>
************************************* *************
MEASUREMENT » 58.808088
REPEAT MEASUREMENT »43
P,«ug CmU> = .00028? *'- .000021
(•- 7.424135 «)
**************************************************
MEASUREMENT tt 51.800000
REPEAT MEASUREMENT »44
P.aug <mU> = .000081 *'- .00002?
</- 36.335987 :>
**************************************************
MEASUREMENT » 52.000000
REPEAT MEASUREMENT #43
P.avg (mW) = .008891 *f .888013
(.*/- 19.337352 *>
**************************************************
MEASUREMENT » 53.000000
REPEAT MEASUREMENT »44
P,«vg <mU> = .008199 **• .880031
<+/- 15.823289 X~>
**************************************************
MEASUREMENT « 54.008888
POINT *K (PULL-DOWN RESISTOR, SH4) CURRENT MEAS: *K VOLTAGE MEAS: *K
P,»ug <mW> = .006433 *f .883649
<•- 56.723637 X)
**************************************************
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MEASUREMENT » 55.889888
POINT +L (PULL-UP RESISTOR, SIM) CURRENT MEFlS: *L VOLTAGE MEflS: -H.OVDC
P,*ug (mW> = .141895 /•- .002860
(.*/- 2.015527 X>
**************************************************
MEASUREMENT It 56.086000
POINT *H (PULL-UP RESISTOR, SU4) CURRENT MEAS: +11 VOLTAGE MEAS I S.OVIlC
P.awg (mU) * .118476 +•- .002663
<+'- 2.2476S1 ''.>
**************************************************
MEASUREMENT • 57.880000
POINT +0 SU4 (POS. SUPPLY) CURRENT MEAS: *0 VOLTAGE MEAS: O '.+7.5VDO
P,»(/g (all) = .000102 •- .000019
<.+/- 18.456304 ::>
**************************************************
MEASUREMENT « 53.008880
POINT -G SIM (MEG. SUPPLY) CURRENT MEAS: -G VOLTAGE MEAS: -G (-7.5VDC)
P,avg (mW> » .888349 +/- .888823
(*-•- 6.516382 •'.•>
**************************************************
MEASUREMENT • 59.800008
POINT *P LSI (MCI 4584J LEVEL SHIFTER) CURRENT MEAS: *P VOLTAGE MEAS: *P <*9V8C>
P,aeg (mU) = .024439 +•- .001521
('- 6.223867 ::1
**************************************************
MEASUREMENT • 60.000000
POINT -t-Q LSI (MC14504B LEVEL SHIFTER) CURRENT MEAS: +Q VOLTAGE MEAS: *Q (7.5VDC)
P.awg CmW) = .080068 +/- .888821
(*/- 31.460310 ;:>
**************************************************
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MEASUREMENT # 61. 000600
POINT +R DflCl CDflC HA-14B 14-BIT DAC > CURRENT MEflS: +P VOLTAGE MEAS: + R C7.5VDC)
P.avg <mW) = .000120 +S~ .000023
i+s- 19.078594 ?:>
*******T* + ****:r*****-r** + T + 7r-*-*****it*-*-*
BEGIN SUBTOTALS
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SUBTOTAL ***** **************************
REFl, TOTAL POWER CONSUMPTION (EXPECTED VALUE: 8.7:iO fnW ,t; • p] 0. 3 1" 4 ruU, max '
p, aeg +'- 3 t d
.
De>J.
(> MEASUREMENT 13.000000 .791198 .002234
SUBTOTAL .751190 . 0022J4
Pacg, < nU = .791 190 +/- .002234
(V- .282359 Sj
SUBTOTAL *******************************
DAC1, TOTAL POWER CONSUMPTION (EXPECTED S'HLUE: O.Oi35 *W,t-,'p; 0. 005 mN, max, 1
P,a«g *'- '3 1 d D*v.
( + } MEASUREMENT 61.000000 .000120 ,000823
SUBTOTAL .000120 . 000023
Piug, (mW) = .008120 +'- . 000023
<•- 19.073594 /;
SUBTOTAL *******************************
Al, TOTAL POWER CONSUMPTION (EXPECTED VALUE: 2.160 mW, typ ; 2.304 riiW, r.iax>
P.aug + -•- Std. Dew.
(*) MEASUREMENT 11.000000 .914323 .002583
<+) MEASUREMENT 15.080008 1.293953 . 003650
SUBTOTAL 2.213776 .004474
Pavg, CaM) " 2.213776 */- . 004474
(/-
.282116 V.
SUBTOTAL *******************************
A2, TOTAL POWER CONSUMPTION (EXPECTED VALUE: 2.160 W , t y p j ; 2.304 mW,r.iax>
P , au g + ' - Std. Btv.
<*> MEASUREMENT 7.800000 1.239923 . 003504
<*) MEASUREMENT 23.000000 .920038 .002573
SUBTOTAL 2.160011 .004347
Pacg, (mW) = 2.160011 +•-
.
004347
!.--
.201259 y.
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SUBTOTAL *******************************
CMP1, TOTAL POWER CONSUMPTION (EXPECTED VALUE: 0.576 rnW, t vp; i .440 n.u, max.1
P,a.jg + /- Std. Beu.
(+) MEASUREMENT 5.00OO0O .324735
<.*) MEASUREMENT 22.000030 .339529
001005
003520
SUBTOTAL 664264 003661
Paug, (mW3 = .664264 *•- 003661
(+•- .551085 «
SUBTOTAL *******************************
Rpl, TOTAL POWER CONSUMPTION (EXPECTED VALUE: 1.980 mW, tjp; l . 930 mW, Max.'
P, a^g +**• Std, D*w
< + ) MEASUREMENT 1.000000 .S«504J , 000297
SUBTOTAL .065041 . 000297
Pawg, (mW< = .065041 +•- .OO0297
<*•- .456635 J;
SUBTOTAL *******************************
Rp2, TOTAL POWER CONSUMPTION (EXPECTED VALUE: 1 . 080 mW, t;19J 1 . OSO n>W, fiii.v.,1
p, fewg +/ - Std, , D*';
< + ; MEASUREMENT 3.000000 .013361 .0OO196
SUBTOTAL .013361 .00O196
Pawg, CttiO .013361 +/- . OOO 196
</- 1 . 466956
SUBTOTAL *******************************
Rp3, TOTAL POWER CONSUMPTION (EXPECTED VALUE: 1.030 mW, t;.'p: i . OSO niW, MAX )
P, a-jg *''- Std . Dtu
<> MEASUREMENT 9.099000 .099760 . 000203
SUBTOTAL .009760 . 000203
Pawg, (mW> = .009760 +<'- .O0O2O3
<+/- ' 2.079913
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SUBTOTAL *********************,**»*„.,»
LSI, TOTfiL POWER CONSUMPTION (EXPECTED VALUE: * m U
, 3
,
aug +,- s tdi ]j e ^
<*> MEASUREMENT 59.008000
.824439 m,.„(> MEASUREMENT
,0.000000
. ^tUk iSJgJ
SUBTOTAL
Pavg, (Mbl
.024507
.001521
.001521.02450? »,».
( *^" 6.20,438 j;
SUBTOTAL ***** **************************
»H4, TOTAL POWER CONSUMPTION (EXPECTED VALUE: ».33« mW.typ; 1.056 «W, ,„*.<>
P.aug *. - std. »«w.
(> MEASUREMENT 54.000000
.006433 B«3«49
* MEASUREMENT 55.OO0OOO
.,418^ ' 00-60(> MEASUREMENT H.MNM
.113476 ef2s3MEASUREMENT 57.000000
.000i e2: " XSSl*<> MEASUREMENT 5S. 000000
.000349
! 000023
SUBTOTAL . —_
. cSrSsS
Plug, ir.U) =
.267255 */.
'*'- 2.000671
. 005347
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SUBTOTAL »*»»«»« ********************. + **
COMBINED POWER C ONSUMPTION, ISOLATIDt NETWORK :.-, SHI, SW2, SH3
(EXPECTED VALUE: 0.265 fnH,typ; 4.839 niW, max;
.
P.avg +'- S d. Bev.
<) MEASUREMENT 14. 000000 829752 .002596
(-> MEASUREMENT 13. 000000 -.791 198 .002234
<*> MEASUREMENT 12.000000 .942943 .004963
<-) MEASUREMENT 1 1 .000000 -.914323
. 002588
<+> MEASUREMENT 16. OOOOOO 1.349195 .00431S
(-) MEASUREMENT 15.OO0OOO
-1.29S953 .003650
<+> MEASUREMENT 3. 000000 1. 301594
. 004434
(-> MEASUREMENT 7.000000 -1.239923 .003504
< + > MEASUREMENT 24.00OOO0 .944745 .004823
<-> MEASUREMENT 23. 00OOO0 -.920033 .002573
C*> MEASUREMENT 6. 000000 .3320I3 .003391
<-> MEASUREMENT 5. 000000 -.324735
. 001005
<+> MEASUREMENT 21.000000 .339893 .004024
(-) MEASUREMENT 22.000000 -.339529 .003520
C*> MEASUREMENT 2. OOOOOO .080379 .003362
<-> MEASUREMENT 1.000000 -.065041 .000297
< + ) MEASUREMENT 4,000000 .015938 . 003251
<-) MEASUREMENT 3.00OOOO -.013361 .000196
<*J MEASUREMENT 10.000000 .010345 .000I62
(-J MEASUREMENT 9. OOOOOO -.009760
. O0O2O3(> MEASUREMENT 35.OOO0OO .050013 .003124() MEASUREMENT 23.000000 .004915 .002757
<) MEASUREMENT 30. OOOOOO .015911 .004754
<> MEASUREMENT 37.000000 .042555 .006859
<) MEASUREMENT 41.000000 .000287 .000030
<*> MEASUREMENT 53. OOOOOO
. O00199 .000031
SUBTOTAL
.344285 .016943
Pavg, CmW; = .344285 + /-
.016943
(+/- 4.921183
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SUBTOTAL »***« ******************
ALL COMPONENTS, TOTAL POWER CONSUMPTION (EXP. VAL.: 9.482 tnW.typ; 16.352 t«M, m i.. '
P.a^g *y- Std. Dew.
O MEASUREMENT
•) MEASUREMENT
) MEASUREMENT
) MEASUREMENT
) MEASUREMENT
> MEASUREMENT
) MEASUREMENT
1 MEASUREMENT
1 MEASUREMENT
•) MEASUREMENT
> MEASUREMENT
) MEASUREMENT
> MEASUREMENT
•> MEASUREMENT
•> MEASUREMENT
> MEASUREMENT
> MEASUREMENT
•> MEASUREMENT
) MEASUREMENT
•> MEASUREMENT
-> MEASUREMENT
> MEASUREMENT
> MEASUREMENT
•) MEASUREMENT
14.000600
12.000000
16.000000
3.000000
24. 000000
6. oooooo
21.000000
2. OOOOOO
4.000000
10.000008
35.000000
23.000000
50. 000000
37.000000
41.000000
53.000000
54. 000000
55.000000
56.000000
57. OOOOOO
53. OOOOOO
59.000000
60.000000
61
.
OOOOOO
.329752
.942943
1.349195
1.301594
.944745
.332019
.339893
. 030379
.015933
.010345
.050013
.004915
.015911
.042555
.000287
.000199
.006433
.
141895
. 1 13476
.000102
.000349
.024433
. 000063
.000120
.002596
. 004963
.004313
.004434
.004323
.003391
.004024
.003362
.003251
.000162
.003124
.002757
.004754
.006359
. 000030
.000031
.003649
.002860
. 002663
.000019
.000023
.001521
. 000021
.000023
SUBTOTAL
Pavg, <mW> =
.316140
.016140
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D,2 Differential Linearity Error Data
The following is a listing made of all 497 data points used
to estimate the differential linearity error.
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CORRECTED VERSION FOR NEGATIVE NUMBERS
BIT NO. PRESENCE STD. EEV. VOLTAGE
16383. 989080 1 . 00O009 O. O08000 4. 999912
16382. 006090 1 .999999 . 385406 4. 999408
16381 . 090090 1.000990 .575762 4.999995
16330. 8 1.999999 .513789 4. 998789
1637?. 0OO009 1 .999999 .484862 4.998375
16378. 990800 1 .909999 .661802 4. 998973
16377. 099999 1 . 000009 .465772 4. 997821
16376. 899999 1.089999 .445767 4.997465
16375.000099 1 . 998000 .296223 4.997166
16374. 900009 1 .880088 .377453 4.996835
16373. 990000 1 .889990 .640676 4.996532
16372. 999000 1 . 000099 .697533 4. 996405
16371 . 000990 1. 009000 .726776 4.995334
1 6379 . 099999 1 .099900 .867131 4.995640
16369. 099990 1 . 099990 .625170 4.995398
16363. 099990 1.00 . 556053 4. 995037
16367. 090000 1.999900 . 366 127 4.994783
16366.0000 O 1 . 900000 . 302686 4.994339
16365. 0OO000 1. 000OO0 .682585 4.994099
16364. 000099 1 . 990000 .493362 4.993795
16363. 900009 1 . 880088 .591634 4.993562
16362. 999990 1 . 888800 .331997 4.993331
16361 . 999090 1 . 000899 .8991 19 4.993925
16360. 009000 1 . 00O999 .914836 4.992717
16359. 099998 1 . 999999 .365199 4. 992298
16353. 999999 1 .999990 . 392686 4.991995
16357.999990 1.000009 . 526945 4.991694
16356. 909990 1 . 990000 .641416 4.991591
16355. 900999 1.998009 , 847223 4.991023
16354. 900009 1 . 999999 .847445 4.990893
16353. O99900 1 . 888999 .547412 4.999592
16352. 0O0900 1.00 . 635684 4.999196
16351 . 000900 1 . 9000O0 .541818 4.989908
16359. 099900 1 .000000 .434347 4.989492
16349.099990 1 .999990 .775679 4.939186
16348. 900009 1 . 000990 . 289898 4.988884
16347. O09999 1 . 000O0O . 574272 4.988516
16346. 999988 1 . 900000 .788944 4.988339
16345. 00O099 1 .099900 .616024 4.988928
16344.980090 1 . 000099 .594482 4.987656
16343. 000099 1 . 000O0O 0. 00OOOO 4.9S7351
16342. 00O900 1 . 98800O . 295346 4.987921
16341 . 880098 1 .899900 . 364620 4.986354
16349. 909000 1 . 000089 .949739 4.986656
16339.088000 1 .080900 .773021 4.936991
16338.090899 1 . 009990
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. 962566 4.985971
16337. oeeooo 1.000000 . 726613 4.98S649
16336.808&ee 1 . 00OOOO .836177 4.985477
16335. 6000813 1 060000 .377749 4. 985033
16334. 0OOOOO 1.000000 .499661 4.984584
16333. OOO0O0 1 . OOOOOO . 684733 4.934362
16332. OO0OOO 1 . 006000 . 615609 4.933952
16331.000000 1.000000 .626827 4.983717
16330. 000000 1. 000006 . 753673 4.983407
16329. OOO O 1 . OOOOOO . 759086 4.983232
16323. 6OO0OO 1 . 000OO0 .787342 4.932965
16327. 00000 1. 00OO0O . 429626 4.982463
16326.O0OO00 1. 600006 . 470286 4.982076
16325.000060 1 . 660000 .993963 4.981944
16324.O0OOO8 1 . 660000 .839952 4.981834
16323. O0OO00 1. 600000 . S39096 4.981274
16322.O0OOOO 1 . 606660 .901835 4.931033
16321 . 00OO0O 1.060060 .706782 4.980772
16320. 00O00O 1.000660 .697200 4.986466
16319. 0OO0OO 1 . 000060 .288238 4. 986161
16313. OOOOOO 1 . 860000 .436451 4.979356
16317.000000 1 . OOOOOO .665270 4.979545
16 516.000000 1 . OOOOOO . 686544 4. 979894
16315.000000 1 . 088000
. 608574 4. 978866
16314. 000000 1 . 066000 .787633 4.973553
16313.000000 1 . 0OOOO0 .4 18461 4.978245
16312.000000 1 . 000006 .446144 4.977941
1631 1.000000 1 . 00OOO0 .221837 4.977637
16310. 000060 1 . OOOOOO
. 590012 4. 977278
16309. 00 O 1 . OOOOOO . 755200 4.977651
1630S. 0OO0OO 1 .860066 . 5332 1
5
4.976833
16307. OOOOOO 1 . 800000 .213100 4.976539
16306. OOOOOO 1 . 0OOO00 .798479 4.976138
16305. OOOOOO 1 . 600000 .694928 4.975924
16304. 600000 1 .000680 .542276 4. 975578
16303. OOOOOO 1 .806666 .218106 4.975223
16382. 600000 1 . 868000 .524566 4.974728
16301 . OOOOOO 1 . 000000 .736421 4.974619
16300. OOOOOO 1. 688000 . 417553 4.974318
16299. 00 1 . 000088 .322750 4.974685
16293.0OOOOO 1. 0O0088 . 710974 4.973736
16297. 000 1 .800060 .834329 4.973437
16296. 000000 1 . 0000OO .799507 4. 973364
16295. OOOOOO 1 . 066000 . 439446 4.972969
16294. OOOOOO 1.000000
. 536698 4.972354
16293. OOOOOO 1 . OOOOOO 1 . 1 18230 4.972138
16292. 0O0OO0 1. 066000 .359877 4.972641
16291.OO0O00 1. 0OOO0O
. 55566
1
4.971562
16290. OOOOOO 1 . 600068
. 798103 4.9712B1
16289. OOOOOO 1 . 666866 1.006935 4. 971651
16283.000000 1.660000
. 943065 4.978985
16237.060000 1 .000660
.000000 4. 978437
16236. 600060 1 . 000608 .429784 4.969951
16235. 060000 1 . 886600 .754812 4. 969715
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8242. GGG068 1 . GGG660 .728454 2.518228
8241. GOGOGG 1 . GGGGGG
. 693815 2.517923
S24G. GGOOOG 1 .GGGGGG
. 375 1 00 2.517621
8239. 660000 1 .GGGGGG .633712 2.517351
8238. GGGGGG 1 . GGOOOG .732577 2.517266
3237. GGGGGG 1 . GGGGGG .756968 2.516728
8236. GGGGGG 1 . GGGGGG .43571G 2. 516585
8235. GOOOOO 1 . OGGOOO .437501 2. 51 6061
8234. OGGOOO 1 . O O
. 764519 2.515803
8233. OGGOOO 1. GGGGGG
. 553766 2.515530
8232. GGGGGG 1 . GGGGGG .491398 2.515220
8231. GGGGGG 1 . GGOOOG .3GG752 2.514916
8230. OGGOOO 1 . GGGGGG .831269 2.514719
8229. GGGGGG 1 .GGGGGG .635168 2.514241
8223.GG0000 1. GGGOOO 6. GGGGGG 2.513987
8227. GGGGGG 1 . GGGGGG .513148 2.513634
8226. GGGGGG 1 .G0GGOG .709171 2.513308
S225.G8G000 1 . oooooo
. 664103 2.512932
8224. GOOOOO 1 . GGGGGG G. GGGOOO 2.512776
8223. G G G G G G 1 . GGGOOO .498778 2.512471
8222. GGGGGG 1 . GGGGGG
. 69288G 2.512182
8221. GOOOOO 1 . GOGOGG .684883 2.511399
3220. 1 . OOOOOO
. 616379 2.511761
3219. GGGGGG 1 . GGGOOO
. 7G224G 2.511456
8218. 000000 1 . OOOOOO
. 89GG21 2.511154
8217. GGGGGG 1 . GGGOOO . 489285 2.510722
8216. 000000 1 . G G .743416 2.516476
8215. GOOOOO 1 . GGOOOG .483174 2.509922
8214. GGGGGG 1 . GGGOOO .312791 2. 509670
8213. GGGGGG 1 . GGGGGG
. 355889 2.569371
8212. GGOOOG 1 . 6GGGGG .425543 2.5G9G63
821 1 . OGGOOO 1 . GOOOOO
. 375855 2.5G88SS
82 1G. GGGGGG 1 . GGGOOO
. 9774 1G 2. 5085G6
8269. GGGGGG 1 . GGGOOO
. 2214G3 2.5GS265
82G3. GOOOOO 1 .GGOOOG .293158 2.507899
82G7. GGGGGG 1 . GGGOOO .215783 2.507592
8206. GS0G0G 1 . GGGGGG .643951 2.567139
82G5. GGGGGG 1 . GGGOOO
. 6G643G 2.566891
32G4.GGOOO0 1 . GGGGGG .296487 2.506538
3203. 000060 1 . GGGGGG .747473 2.566285
82G2. GGGGGG 1 . GGOOOG .291473 2. 565951
82G1 . GGGGGG 1 . GGGOOO
. 180710 2.565790
82GG. GOOOOO 1 . GGGGGG
. 576646 2.5G5484
8199. GOOOOO 1 . GOGOGG
.3G9G6G 2.505176
8198. G60000 1 . GGGOOO
.776038 2. 564S05
8197. GGGGGG 1 . GGGGGG
.746725 2. 564334
3196. GOOOOO 1 . GGOOOG
. 539373 2. 564681
3195. GGGGGG 1 . GGGOOO
.599369 2. 363773
3194. 000000 1 . GOGGGS 1. 416618 2. 5G3556
8193. GGGGGG 1. GGGOOO 1.250326 2.563333
8192. GOOOOO 1 . GGGGGG 1.013390 2.5636523191
. OOOO0O 1 . GGOGGO
.219720 2. 562819
3190. GGGGGG 1 .GGGOOO
.615574 2.582514
8189. GGGGGG 1 . GGGGGG
.869873 2. 5023863183.6G6G0G 1 . GGGGGG
. 347356 2.562165
8 187. GGGGGG 1 . GGOOOG
. 596953 2. 501623
8186. GGGGGG 1 . GGOOOG
.903773 2.5G14G4
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8135
3164.
8183.
8 132,
3131.
8130.
317?,
3178
3177
3176,
3175
3174,
3173,
3172,
3171,
3170,
3169,
3163,
3167,
3 1 a,
3165,
3164
8163,
3162,
8161,
3160,
315'?,
8153,
3157,
3156,
3155,
8154,
8153,
8152,
8131,
3150,
314?,
3143,
5147,
3146.
3145,
3144,
3143,
000000
000000
000000
000000
000000
000000
o o o o o o
000000
000000
000000
000000
000000
000000
000000
000000
oooooo
000060
000000
000000
000000
000000
000000
000
, 000000
000000
000000
oooooo
0OOOOO
000000
000000
oooooo
000000
, 000000
000000
oooooo
,
OOOOOO
oooooo
oooooo
oooooo
oooooo
oooooo
000000
oooooo
oooooo
oooooo
OOOOOO
oooooo
000000
000000
oooooo
oooooo
oooooo
oooooo
oooooo
oooooo
oooooo
oooooo
oooooo
oooooo
£18198
. oooooo
484162
213976
931089
659362
. oooooo
99663b
283286
130710
i>~< -.sou
j
-
' 21837
3. OOOOOO
.973697
.295773
.520643
. OOOOOO
. 198004
.981406
. 4 17872
3. OOOOOO
.724937
. 20961
1
.206047
.212224
. 214218
. S60O37
. 606884
i. OOOOOO
.871 149
. 697333
.277785
3 . O
.333431
.427451
. 1S071O
. S20377
. 337052
. 316363
.200923
2.501100
2.500705
2. 500396
2.499971
2. 499886
2.499638
2.499331
2. 499027
2. 4937 35
2.493429
2.497963
2.497484
2.497387
1. 497081
2. 496724
2. 496575
2.496267
2.495952
2.495646
2. 495039
2.495015
2. 494773
2. 494475
2.494012
2.493331
2.493522
2. 49 3096
2. 492635
2. 492614
2. 492469
2. 492372
2. 492191
2. 491903
2.491601
2.491134
2 . 4 90 3 2 6
2. 490575
2. 490429
2.490121
2.439743
£.489441
2.489191
2.483333
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CORRECTED VER S I OH FOR NEGATIVE NUMBERS
BIT MO. PRESENCE STB. DEV. VOLTAGE
30. CO 1 . oooooo . 139534 .021954
49.000000 1 . 000000 . 190545 .02164-'
-3. 00O0OO 1 . oooooo
. OOOOOO .0213-
+?. 000O0U 1 . OOOOOO .288515 . 02101-
4 6. O0000O 1 . 000000 . 131255 . 020651
45. 000000 1 . 000000 . 329237 .020340
44.0 O 1 . OOOOOO . 1 39674 . 020024
4 3 . O O 1 . OOOOOO . OOOOOO .019709
42. 1.000000 . 1 140O7 . O 1 9490
41. 00000O 1 . OOOOOO . 365198 .019114
40. 000000 1 . 000000 .350725 .018797
39.000000 1.000000 . 140903 .018438
38. 00OO00 1 . 000000 . 141198 .01317S
37. 00O0O0 1 . 000000 .273718 .017906
36. 00 0000 1. 000000 .274177 .017590
35. 000000 1 . OOO000 . 191283 .017274
34. 000000 1 . OOOOOO .298761 .016962
53. 000000 1 .OOOOOO . 194930 . 016646
32. OOO000 1 . 000000 .237432 . 016335
31.000OOO 1 . 000000 . 195017 .016022
30. 000000 1 .0OOO0O .262602 .01571
1
29.000000 1 . OOOOOO .345455 . 015443
23. O O O 1 . OOOOOO .289785 .015137
27. 00 O O 1 .OOOOOO . 137699
. 014821
26. 000000 1 . 000000 . 197038 .014570
25.000000 1 . OOOOOO .336677
. 014200
24. O00000 1.000000 .300253 .013883
2 3 . O O 1.000000 . 1 14007 .013573
22.000000 1 . 00000O . 141 162 .013262
21.000000 1.000000 . 224913 . 013056
20. 0O000O 1 . 000000 . 439980 .012642
19.0 O O 1 . 00O000 .283592 .012330
13. OOO000 1. 000000 .329333 .012073
17. 000000 1 . 000000 .3807 16 .01 1756
16. OO00OO 1.000000 .294728 .011374
15. O0O000 1 . 000O00
. 1 14007 .011059
14.000000 1 . 00O000 0. 000000 .010743
13. 000000 1 .000000 .269249 .010562
12.000000 1 . 000000 O. OOOOOO . 010104
1 1 . 000000 1 .000000 .264256 .009890
10. OO0O0O 1 .000000 .261964 .009716
9. OOOOO0 1 . 000000 .441 181 .009317
3. 000000 1.000000
. 233541 .008911
7.0OO00O 1.000000
. OOOOOO .003601
6.OOO000 1 . 000000
. 000000 .008290
5.O0O000 1 . OOOOOO
. 223246 .008119
4.000000 1 . 00OO00 .407923 .007738
3. 0OO000 1 . 000000 .508333 . 007343
2. O00000 1 . OOOOOO .263509 .007143
1 . O00000 1 . 000000 O. O000O0 .006723
0.000000 1 . 000000 . O O O O O .00641
1
ERROR *** THE BIT BELOW DOES NOT CON*/ERGE
-1
. 000000 1 .OOOOOO 7. 347357
. 006366
ERROR *** THE BIT BELOH DOES NOT CON*•'ERGE
-2.000000 1. 00OOO0
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0. OOOOOO .006495
-2. 000000 1 . OOOOOO o. 000000 . 006495
-3. 060000 1 . OOOOOO . OOOOOO . 004732
- 4 . 0000 1.000000 .141 0S4 . 004401
-5.0 1. OOOOOO 0. OOOOOO . 004034
- 6 . 00000 1 . 000000 .263495 .003352
-7. 000000 1 . 000000 . OOOOOO .003541
-s. oooooo 1.000000 . 196619 .003232
-9.0 1 . OOOOOO 0. 000000 .002917
-10.000000 1. eooooo . 129121 .002774
-11. OOOOOO 1.000000 0. 000000 .802453
-12.000000 1.000000 . 293443 . 002063
-13.000000 1. 000000 0. 000000 .001751
-14.000000 1. 000000 . 136343 . 001562
-15.000000 1. 000000 . OOOOOO .001245
-16. OOOOOO 1 .OOOOOO . OOOOOO .000383
-17. OOOOOO 1 .OOOOOO 0. 00OO0O . 000461
-13.000000 1.000000 . 140617 .000145
-J9. 000000 1.000000 0. 000000 -.000 105
-20. 0OOO00 1 . 0000OO . OOOOOO -.000267
-21 .000000 1 . OOOOOO . OOOOOO -.000532
-22. 00 1 . 00OOO0 .510905 -.000893
-23. OOOOOO 1 . OOOOOO 0. OOOOOO -.001207
-24. 000000 1 . 000000 . 194433 -.001517
-25.000000 1 . 00O000 . 195016 -. 001834
-26. 1 . OOOOOO .302562 -.002135
-27. 000 1 .000000 .OOOOOO -.082452
-23. OOOOOO 1 . OOOOOO . 139674 -. 002763
-29.000000 1 . 000000 O . O O -.003073
-30. 000000 1 . 000000 .744293 -.003296
-31
. 000000 1 . 000000 . O -.O03603
-32. 000000 1 . OOOOOO . 193900 -. OO4060
-33.000000 1.000000 .297301 -.004377
-34. OOOOOO 1 .000000 . 194073 -. 00462 3
-35.000000 1 . OOOOOO 0. OOOOOO -.004935
-36.000000. 1 . 000000 .306143 -.005237
-37.000000 1 . 000000 O. OOOOOO -.005554
-33.000000 1 . OOOOOO .233933 -.005332
-39.000000 1 . 000000 . 000000 -.006142
-40.000000 1 . 000O00 . OOOOOO -. 006510
-4 1 . 000000 1 . 000000 . 000000 -.006826
-42. OOOOOO 1 . 0OO000 .294134 -. 006956
-43. 000000 1 . 0000OO . 000000 -.807272
"44. 0OO000 1. O0000O . 389593 -.007713
-45. OOOOOO 1 . 000000 . OOOOOO -. 008023
-46.000000 1 .000000 . 356086 -.003176
-47. OOOOOO 1.000O0O . OOOOOO -.003483
-43. 000000 1 . 000000 .888000 -.003966
-49.000000 1.000000
174
. OOOOOO -.009283
8142 1.080006
8143 1 . 000000
8144 000000 1 . B00000
8145 000000 1 . 000000
8146 1 .800000
8147 000 1 . 000000
8148 000000 1 . 000000
8149 00O0U0 1 . 000000
8158 1 . 000000
8151 1 . 000000
8152 1 . 000000
8153 000000 1 . 000000
8154 1 . 000000
8155 1 . 000000
8156 000000 1 . 000000
8157 1 . 00OO00
8158 1.000000
SI 59 1 . 000000
8160 1 . 000000
8161 000000 1 . 0000O0
8162 1 . 000000
8163 1 . 000000
8164 1 . 000000
3165 1 . 000000
8166 1 . 000000
8167 1 . 000000
8168 1 . 000000
6 1 6 9 1 . O00000
8170 1 . 000000
8171 000000 1 . 800080
3172 1.000000
8173 1 . 000000
8174 000000 1 . 000008
3175 U 1 . 000000
8176 000000 1 . 000000
8177 1 . 000000
3178 000000 1 . 000000
8179 1 . 000000
S1S0 1 . 000000
81S1 1 . 000000
8182 1 . 000000
8183 1 . 800000
8184 000000 1 . 000000
3135 1 . 080000
8136 000000 1 . 000000
8137 1 . 000000
8138 000000 1 . ©00000
8189 1 . 000000
3190 000000 1 . 000000
8191 000000 1 . 000OO0
215788
298004
. 000000
404 168
. 000000
218976
333929
295023
380678
0. 000000
000000
597230
220360
0.000000
453922
295346
.000008
200928
221405
534060
273720
188710
429435
. 000008
. 000000
217056
295413
527926
282117
214213
577895
315359
382813
. 800000
221405
607362
000000
. 000000
434414
4 19344
289611
. 000000
285152
472755
237004
. 000000
516798
2 6 9 3 2 3
318434
421379
-2.475339
-2.476191
-2. 476654
-2.476852
-2.477157
-2.477536
-2.477778
-2.473801
-2. 478306
-2.473689
-2.479188
-2.479325
-2.479513
-2.479814
-2.480181
-2. 430352
-2.480653
-2. 430961
-2.481479
-2.481759
-2.432064
_
--> 4 ft 2 3 7 3
-2.482645
-2.482825
-2.433131
-2. 483601
-2.433991
-2.434135
-2.484385
-2.434698
-2.485029
-2.485259
-2.485567
-2.485371
-2. 486374
-2.486541
-2.486847
-2.487285
-2.487494
-2.437695
-2.483002
-2.483309
-2.483815
-2.488974
-2.489231
-2.489586
-2.489872
-2. 490029
-2. 490260
-2.490562
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8 1 92 . OOOOOO
8193 000000 . oooooo
8194 . 000000
8195 .
6196 O0O0O0 .090696
819? 000000 . oooooo
8198 000000 . 080000
8199 . oooooo
8280 000000 . 000000
8281 . O00O00
8202 o . 000008
8203 000000 . 000000
8204 000000 . 0O0O00
8205 000000 . OO0000
820ii . 800000
8207 . 000000
8208 000000 , 000000
8209 000000 . 00OOOO
3210 . oooooo
8211 000000 . oooooo
8212 000000 . 000008
S213 . OOOOOO
8214 . 800008
8215 000000 . OOOOOO
821 6 000000 . OOOOOO
3217 8 . OOOOOO
3218 . OOOOOO
3219 . OOOOOO
8220 oooooo . 000000
3221 000000 . OOOOOO
8222 oooooo . O O O O O
3223 . 000000
3224 oooooo . OOOOOO
8225 oooooo . oooooo
322£ O . oooooo
8227 . 000
3228 oooooo . 080000
8229 O . 800000
3230 oooooo . 080000
3231 000000 . oooooo
3232 . oooooo
8233 , 000008
8234 . OOOOOO
8235 000000 . 000000
8236 . 000000
3237 . 000000
3233 000000 . 000008
8239 O O O O . OOOOOO
8240 O . OOOOOO
824 1 oooooo . oooooo
266047
311333
O. OOOOOO
269323
€59959
200923
526879
. 000000
366350
384692
533741
OOOOOO
485585
. O O O O
532464
. OOOOOO
218976
300769
214218
000000
473387
215738
718978
0. 000000
. O O O O
291330
484179
O. OOOOOO
503507
217056
714745
.000000
1S071O
296223
O . 00OO O O
M4218
597745
8. 800000
415124
18O710
301405
484O01
570714
O . O
529673
291338
680471
219728
214218
291302
-2 490863
-2 491151
—2 • 491453
-2. 491756
-2. 492105
- ^ 4924 11
-2 492714
_2 493014
-2 493497
-2 493703
-2 493962
- 2 494271
-2 494629
-2 494935
-2 495118
-2 495426
—2 495989
-2 496216
-2 496469
-y 496772
-2 497158
-2 497466
-2 497609
_ j 497919
-2 4 93490
-2 493734
—2 498938
-2 499231
-2 499663
-2 499894
-2 500048
—2 580358
-2 588712
-2 501074
_ s 501332
-2 501687
-2 581992
-2 582308
-2 502606
-2 50291
1
-2 503361
-2 503592
-2 503795
-2 5041O1
-2 5045O3
-2 50431
_2 584918
_2 505213
-2 505732
_2 506038
176
-16234. 988096 1 . 888868 .619619 -4.957530
-16285. 088888 1.886668 .685345 -4.957719
-16236. 088808 1 . 868686 . 193 8 9 5 -4.958031
-16287. 888000 1.388888 .528677
-4.95S662
-16288. 088880 1 . 888668 . 422672 - 4 . 95896 8
-16289. 888880 1 . 888668 .732322 -4.959254
-16298. 880000 1.000000 .526476 -4.959559
-16291 .888800 1 . O00008 .536155 -4. 959868
-16292.868888 1 . 000000 .738979 -4.968821
-16293. 888000 1 . 000000 . 648726 -4.968324
-16294. 00OOOO 1 . 0000O0 8. 88860 -4. 966631
-16295. 000000 1 . 888888 . 615233 -4.961114
-16296.000000 1 . 888666 . 880460 -4.961351
-16297.000O00 1 . 886868 .762599 -4.961681
-16298. 00O0O0 1 . 868888 .542089 -4.961792
-16299. 000000 1 . 000000 .424946 -4.962106
-16300. 868868 1 .000000 . 786703
.
-4.962311
-16381
. 880O0O 1 . 000000 .654897 -4.962558
-16382. 880000 1 . 008666 0. 000068 -4.962358
-16303
. 886666 1. 888888 .379275
-4.963378
-16364. 800000 1 . 000000 .724881
-4.963852
-16305. 000000 1 . 868888 .835326 -4.964033
-16306. 000000 1 . 668688 .431577 -4.964334
-16387. 668600 1 . 688688 .742238
-4.964717
-16388. 886660 1 . 668886 .781863 -4.964842
-16389. 866688 1 . 880008 .756245 -4. 965124
-16310. 868868 1 . 000000 .287877 -4.965434
-1631 1 . 000OO0 1 . 666666
. 309411 -4.965301
"16312. 00000O 1 . 888688
. 626695 -4.966096
-16313. 000O0O 1 . 888688 .848784 -4.966408
-16314. 688068 1.000000 .576787 -4.966640
-16315. 000000 1.088888
. 759061 -4. 966946
-16316. 800O00 1 . 886866 .575076 -4.967098
-16317.086886 1 .000000 .729030 -4.967246
-16318. 868866 1.000088
. 301946
-4.967662
-16319. 668868 1 .000000 .213188
-4.968293
-16328. 888000 1 . 000OO0 .378154
-4.968595
-16321
. 000000 1 . 886888 .886158
-4.968895
-16322. O00O00 1 . 888686
. 193695 -4. 969193
-16323. 086888 1.600006 .736454
-4.969568
-16324. 860666 1 . 000000 .638276 -4.969749
-16325.000000 1 . 888800 .925836
-4.969972
-16326. 860886 1 . 00O000 .282650
-4.970281
-16327. 686000 1 . 000008
. 518167 -4. 970791
-16328. 000OO0 1 . 088868 .576530 -4. 971084
-16329. 000000 1 . 868888 .845264 -4.971336
-16330.0OO000 1 . 808686 .297655
-4.971501
-16331
. 000886 1 .000000 .321 128 -4. 971304
-16332. 666886 1 .888888
.795965 -4. 972108
177
-16333. esssee [ . OOOOOO
-16334, 000000 1.000000
•K335i 380000 i . eeeeoe
16336. 000000 1 . OOOOOO
-16337. OOOOOO 1 . 800000
-16338. OO0O00 1 . OOOOO0
16339. 000000 1 . 008800
-16340. 000000 1 . OOOOOO
-16341.000000 1 . 000000
16342. 000000
. . G80G8G
-16343. 000000
. . GO0O
-16344. C'OOOOO
. . 000000
-16345. OOOOOO 1 . OOOOOO
-16346.000000 1 . OOOO00
•16347. OOOOOO . OOOOOO
16346. OOOOOO ,00
16349.00OO00 L . 8
16350. 000000
. O00000
16351. OOOOOO . 8 O O
16352.000000 . O
16353. 000000 . OOOOOO
16354. OOOOOO . OOOOOO
16355. OOOOOO . O O
•16356. OOOOOO . O O O
16357. OOOOOO . OOOOOO
16 359. 000000 . 000000
16360. OOOOOO . OOOOOO
16 361 .OOOOOO . O O O O O
1 6 362.
. 000080
16363. OOOOOO
. 000000
16 364. OOOOOO . OOOOOO
16365.000000 1
. 0000OO
16366. OO O . 000088
16367.000000
. OOO000
16368.
. 000800
16369.OO0O00
. OOOOOO
1637O.0OO0O0 1
. O00088
16371.OCOC0O 1 . OOOOOO
16 372.O000OO 1 . 800000
16373.000000 1 . O O
16374. OOOOOO 1 . 000808
16375.000O0O 1 . OOOOOO
16376. 00O00O . 000088
16377.0O00OO 1 . 888 O
1637S. OOOOOO : . 000000
16379.000000 1
. OOOOOO
16330.000000 ;
. OOOOOO
16331.000000 1
. O00888
16382.O00OOO [ . OOOOOO
26462
218976
£53152
5S4777
826736
268093
842196
732112
892716
314287
5 O O 097
573889
757472
44 1014
656278
636457
678342
I. 000000
361322
389483
766744
13071O
342445
972135
600747
717491
731181
293425
442346
770655
546705
300361
4354 18
766594
8410O4
428436
725219
.022971
585007
219720
437606
. 000000
944025
547812
591582
634493
763424
0. 088000
-4 972279
-4 972584
-4 973328
-4 97351
1
-4 973816
-4 9741 15
-4 974424
-4 974615
-4 974779
-4 975079
-4 975567
-4 975868
-4 976165
-4 976302
-4 976656
-4 976848
-4 977837
-4 977394
-4 97S021
-4 978448
-4 '? 7 '•d * 5 5
-4 978953
-4 979267
-4 979426
-4 979651
-4 9S0012
-4 98O580
-4 9S0764
-4 9 8 1 3
-4 981234
-4 931538
-4 981625
-4 931942
-4 982242
-4. 982880
-4 983213
-4. 983464
-4. 983769
-4. 984 056
-4. 984244
-4. 934 4 09
-4. 984711
-4. 985224
-4. 98552S
-4. 985779
-4. 935955
-4. 936345
-4. 936519
-4. 986647
-4. 936947
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APPENDIX E
PROGRAM "VREF" AND SAMPLE OUTPUT
The following is a listing of "VREF", a program designed for
use with the progr ammab le voltage reference test circuit, which
adequately demonstrates the degree to which a desired voltage
entered into the program may be regulated. The program works in a
manner consistent with the description in Appendix C. The data
output is listed in section II.
E .1 "VREF" Program Listing
179
IB 1
20 !
30 !
40 1
58 !
68 1
70 1
30 1
90 !
100 !
110 !
128 1
130 1
140 1
130 1
160 !
170 !
180 !
190 !
200 '
210 '
220 1
230 1
240 1
238 1
268 !
270 1
280 !
298 1
388 1
318 '
328 !
338 1
340 !
330 !
360 !
378 !
380 1
390 1
408 1
418 t
420 !
430 '
#»•«••»****»*•*»«»**»««*«*•**•****•*»*****************
VREF V o 1 I * g « REF«renc«.
THIS PROGRAM IS DESIGNED TO BE USED IN CONJUNCTION WITH
THE PROGRAMMABLE VOLTAGE REFERENCE TEST CIRCUIT, TO PUT OUT
A VOLTAGE ENTERED INTO THE PROGRAM AND, WITH THE AID OF THE
HP34S3A DIGITAL VOLTMETER, TO MONITOR THE VOLTAGE PUT OUT
AND TO CORRECT FOR ANY DISCREPENCIES FROM THE DESIRED VOLTAGE
(THE VARIABLE V idt»l IN THE PROGRAM) WITH THE PROGRAMMABLE
0FFSET PROVIDED~BY THE HP3323A SYNTHESIZER'FUNCTION GENERATOR.
THE PROGRAMMABLE VOLTAGE REFERENCE TEST CIRCUIT IS PROGRAMMED
THROUGH THE GPIO LINE.
THE PROGRAMMABLE VOLTAGE REFERENCE TEST CIRCUIT, THE HP3433A
DVM AND THE HP3323A SYNTHESIZER/FUNCTION GENERATOR FORM A CON-
TROL LOOP. THE VOLTAGE IS CORRECTED APPROXIMATELY EVERY 1/3 SEC,
THE LIMITATION BEING THE SPEED OF THE DVM IN THE HIGH RESOLUTION
MODE. THE CONTROL LOOP IS CAPABLE OF REGULATING THE OUTPUT VOL-
TAGE TO WITHIN /•- 6 micr-oV. TYPICALLY. THE PROGRAMMABLE VOLTAGE
REFERENCE TEST CIRCUIT HAS A VERY LOW NOISE OUTPUT, (OBSERVED TO
BE LESS THEN 18 «icroV.>, AND IS CAPABLE OF SETTLING TO WITHIN
1 PART PER MILLION WITHIN 2 MICROSECONDS, SO THAT, WITH A FASTER
CONTROL LOOP, IT COULD BE PROGRAMMED AS A HIGH PRECISION WAVE
FUNCTION GENERATOR.
THE PROGRAM IS EASY TO USE. IT PROMPTS THE USER FOR A VOLTAGE
BETWEEN *3V AND -SV, AND PROCEEDS TO OUTPUT THE VOLTAGE, SETTLING
TYPICALLY WITHIN 18 SECONDS TO THE SPECIFIED VALUE +'- 6 microV.
AFTER THE SYSTEM HAS SETTLED, IT PRINTS THE FIRST 10 VOLTAGES
READ BY THE DVM. IT WILL CONTINUE TO MONITOR AND CORRECT THE
VOLTAGE FOR AM INDEFINITE PERIOD OF TIME, PRINTING EVERY 100TH
VOLTAGE READING, ALONG WITH THE AVERAGE VOLTAGE AND AN ESTIMATE
OF THE STANDARD OF DEVIATION.
THIS PROGRAM AND THE OPERATION OF THE CONTROL LOOP FORMED BY
THE PROGRAMMABLE VOLTAGE REFERENCE TEST CIRCUIT, THE HP3433A
DIGITAL VOLTMETER, AND THE HP3323A SYNTHESIZER/FUNCTION GENERATOR
FOR THE BASIS FOR NUMEROUS OTHER PROGRAMS, MOST NOTABLY THOSE
DESIGNED TO TEST THE STATIC RESPONSE OF THE LOW-POWER 15-BIT A-D
CONVERTOR.
180
448
450
468
478
468
498
S88
318
328
338
348
338
368
378
388
398
688
618
628
638
648
638
668
678
688
698
788
718
728
738
748
738
768
778
788
798
see
818
828
838
848
838
868
878
888
898
988
918
928
938
948
938
************************************************************
THIS SECTION SETS THE PRINTER AND INITIALIZES THE DVM AND
THE FUNCTION GENERATOR.
THE VOLTMETER IS SET TO DC HIGH RESOLUTION AND THE FUNCTION
GENERATOR IS SET TO PROGRAMMABLE DC OFFSET MODE.
PRINTER IS 16
Vol tmetcr«722
Func_g»n"717
RESET VoHm»t«r
OUTPUT Voltmeter; "F1R7T1M3A1H1D1 "
OUTPUT Func_g«n; "SMRD1FU8"
»»****************###********•******#**************#**#»
THIS SECTION PRINTS A HEADING.
PRINT " "
PRINT "
PRINT "DESIRED VOLTAGE MEASURED VOLTAGE DIFFERENCE-
PRINT " "
I
I
************************************************************
I
I THIS SECTION DEFINES THE VALUE OF A BIT, SO THAT VOLTAGE MAY
! BE ENTERED IN TERMS OF BITS APPLICABLE TB THE 13-BIT A-D
! CONVERTOR.
I
Bll»5»2«<-14)
Bits-3»2-<-14>
THIS SECTION ALLOWS THE ENTRY OF THE DESIRED VALUE OF THE
VOLTAGE TO BE OUTPUT BY THE PROGRAMMABLE REFERENCE VOLTAGE
TEST CIRCUIT
NPUT -ENTER VOLTAGE" , V_i d«»l
************************************************************
THIS SECTION INSURES VOLTAGE NOT OUT OF RANGE
F V ld»»l>3 THEN DISP "VOLTAGE OUT OF RANGE"
F V~1dc»l>5 THEN V_id*al»3
F V~id»»l >5 THEN BEEP
F V~ld«»K-5*<l-2M-15>> THEN BISP "VOLTAGE OUT OF RANGE"
F V~id«»K-5»<l-2*<-13>> THEN V_i d*al —5»< l-2~<-13> >
F V~1d«»l<-S*<l-2»<-15>> THEN BEEP
181
968 ! •»•»********************»***********»****************
980 I THIS SECTION CALLS SUBROUTINE TO WRITE INITIfiL VOLTAGE TO
998 I 16-BIT DHC COMPONENT OF PROGRAMMABLE VOLTAGE REFERENCE TEST
teee i circuit
1828 D»c rtp-INT<<5-VJd.»1>/(3«2«<-15>>> ISETS VHL. FOR SUB Wri v._d4C_vo)
1838 !
1848 GOSUB Urit«_dac_vol tg
18S8
tarn
1888 GOSUB R«ad_voUag. (CLEARS OUTPUT OF DVM OF PREVIOUS VALUES
1898 I
************************************************************
tf**********************************************************
INITIALIZATION OF PARAMETERS USED IN FURTHER CALCULATIONS
nee
1118
1128
1138
1148 V dif-6
1158 Avg_v-6
1168 S»»-8
1178 !
1183 PRINT * "
1288 ! *«»»*»***#****»**»**«*******************"************
1219 I
1226 ! BEGINNING OF MEASUREMENT-CORRECTION LOOP
1238 I
124B FOR Jll"8 TO 1008686
1258 FOR Jl-6 TO 1888666
1268 FOR J»l TO 1008688
1278 I
1288 I *#***•**********•**************
1386 1 THIS LOOP SECTION MEASURES OUTPUT VOLTAGE AND MAKES CORRECTIONS
1316 I FOR DIFFERENCES BETWEEN MEASURED VOLTAGE AND DESIRED (IDEAL)
1326 I VOLTAGE
1336 I
1340 GOSUB Read vol tag.
1350 I
1366 V d*f»V_id«al-Valu«+V_dif
1376 v~out"-Tae»v_dif
1396 OUTPUT Func_g.n;-OF",V_out,"VO» ! OUTPUTS CORR. FOR VOLTAGE
ON FUNC.
1488 !
1418 GOSUB Rtad_voHag*
1428 !
1436 I a*******************************
1456 I THIS LOOP SECTION COMPUTES AVG. VOLTAGE AND STD. DEV.
1468 I
1478 J2.J+Jl*1888e66*Jll»lE12
I486 IF J2>-!5 THEN Avg v-Aug v«< J2-l5)/02-14>*V«l u«'< J2-14>
1496 IF J2>-13 THEN S».=< <S.«-2*< J2-15>/-< J2-14>»<Val u.-V_i d*al >-2.-<J2-l4>
14>/<J2-13>>».5
1568 !
1516 FIXED 6
1520 !
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1538
1548
1533
isse
1578
isse
id.il
T598
ieea
'-".
1610
1620
OVE"
1638
1640
1638
1668
1678
1688
1698
1788
1718
1728
1738
1748
1758
1768
1778
1788
1798
1888
*««*##******»*»*****»*****
THIS LOOP SECTION PRINTS BATA ON VOLTAGE, SVG. VOLTAGE, AND STB. DE
EVERY 188TH MEASUREMENT AND FIRST 18 MEASUREMENTS AFTER SETTLING.
IF <J2>-13) AND <J2<23) OR <J2 MOB 189-8) THEN PRINT V_t d«»l , V»l u», V
IF CJ2-25) OR CJ2 MOB 188-8) THEN PRINT " "
IF <J2-2S> OR <J2 MOB 188-8) THEN PRINT "HVG. VOLTAGE-" , Awg_v, "STB.
S»«
IF <J2-23) OR <J2 MOB 188-8) THEN PRINT " "
IF J2-25 THEN PRINT " FIRST 18 COHSECUTIVE VOLTAGE MEASUREMEHTS PR1N
IF J2-25 THEN PRIHT " "
I
NEXT J
NEXT Jl
NEXT J 11
««*#*#*#***»»#**••***»********»•********************•*
ENB OF MEASUREMENT-CORRECTION LOOP
•»»»•»*«*•*•****#•*•«»»****««********«»*********
ENB OF MAIN BOBY OF PROGRAM
ENB
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1818 !
1828 I ***************************************************
1838 ! #***»»********»*****»**************************
1848 I
1858 ! SUBROUTINE TO OUTPUT CODE TO DfiC TO CONTROL VOLTAGE
1868 I
1878 Writ* d«_Mltfl: I
1888 !
,
1898 IF <D«c r«p>=8> AND <D«c_rep<-32767> THEN Numb—Dec_rep-1
1988 IF <Dtcj-«p>=32768) AND (D«c_rtp<-63535) THEN Numb-6S533-D«e_r-ep
1928 WRITE 10 3,6;Numb ! OUTPUTS COSE TO CONTROL DAC ON CPIO LINE
1938 !
1948 RETURN
1938 I
1968 I ***************************************************
1978 ! »»•#«*.****»«*«*****•***********•******"*
1988 !
1998 I SUBROUTINE TO READ DVM VOLTAGE
2888 I
2818 Read uolt»g«: I
2828 !
2838 TRIGGER VoltMttr
2848 Statu*: !
2838 STATUS Vol tm«t«r; Stat
2868 IF Slal-63 THEN C«t_valu«
2878 IF Stat»8 THEN Status
2888 DISP "DV11 ERROR"
2898 BEEP
2188 STOP
2118 G*t value I
2128 ENTER VoltMt «r; Val u«
2138 RETURN
2148 I
2138 I ••«»•**•••»»•*****•»*»******»************
2168 I »I IH>lM«M«m*«W**»»«*»M"«MtllHtMt«
2178 I
184

DESIRED VOLTAGE MEASURED ' 'OLTAGE DIFFERENCE
5. 808888 5. 000000 8. 888888
5. 000000 5
.
QQ 8 6 6 8 8. 888888
5. 0000S0 5. 888888 8 . 8 8 8 8 8 8
5. 000008 5.88 O 8 . O O O
5. 000009 5 . 8. 888888
5. 880088 5 . 8. 888880
5. 888888 j. 000010 . 888818
5. 088806 3. 000818 .888818
5. 008880 -. 008818
5. 088888 ^ t -II Q Ci Q Q fl -. OOO01O
FIRST 18 COHSECUTI </E VOLTAGE M E A S U R E M E N T S P R I H T E D A E V E
DESIRED VOLTAGE MEASURED \•OLTAGE DIFFERENCE
4. 888888 3.999998 -. 000010
4. 888800 3.999990 -. 008818
4. 888888 3. 999990 - . 8 6 8 8 1 8
4. 888000 4. OOO000 8.888888
4. O000O0 4. 000088 O . O O O O O
4. 888000 4.888888 0. 888888
4. 888888 3. 999998 -. OOO01O
4. 888880 4. 880000 8. 8888O0
4 . 8 8 8 8 8 8 4. 888800 8. 808800
4. 888800 4. 000000 8. 888888
FIRST 18 COHSECUTI't£ VOLTAGE MEASUREMENTS PRINTED ABOVE
DESIRED VOLTAGE MEASURED V OLTAGE DIFFERENCE
2. 800000 2. 888800 8. 888880
2.088888 2.88 8 8 8 O 8 . 88888 8
2. 888888 1 . 999990 -. 000010
2. 888888 1 . 999998 -. 000810
2. 888888 2. 888888 0. 000000
2. 888888 1 . 999990 -. 000010
2. 888888 2. 800018 . 1 8
2.888808 2. 008818 . 8008 1
8
2.000888 2. 888818
. 888818
2. 888880 2. 888880 8. 888888
FIRST 18 CONSECUTI'i'E VOLTAGE
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MEASUREMENTS PRINTED AEOVE
DESIRED VOLTAGE MEASURED VOLTAGE DIFFERENCE
1 . 0130000 1.000005 .000005
1 .008000 1.000000 0.000000
1 . 00SOOO 1.000000 0.000000
1 .003000 1.000000 0.000000
1 . 000000 1.000001 .000001
1 . O0000O 1.000002 .000002
1 . 000OOO 1.O0O0O1 .000001
1 . 000000 1.0O0OO1 .000001
1 .000000 1.000002 .000002
1 . 000000 1.000001 .000001
FIRST 10 CONSECUTI VE VOLTAGE MEASUREMENTS PRINTED ABOVE
DESIRED VOLTAGE MEASURED VOLTAGE DIFFERENCE
0. O000O0 0.000000 0.000000
. O0000 0.000000 0.000000
. 0.000000 0.O00OOO
0.000000 0.000000 0.000000
0. 000000
-.000001
-.000001
0. QOOOO0 0.000000 0.000000
0.000000 0.000000 0.000000
0. 000000 0.000000 0.000000
0. 000OOO 0.000000 0.000000
. 000000 0.000000 0.000000
FIRST 10 CONSECUTI'v'E VOLTAGE MEASUREMENTS PRINTED ABOVE
DESIRED VOLTAGE MEASURED VOLTAGE DIFFERENCE
-1
. OOOOOO
-l.OOOOOO 0.000000
- 1 . 000000
-.999993 .000002
-1
.000000
-.999999 .000001
-1
.000000
-.99999? .000003
-1
. O00000
-.999999 .000001
-1
. 000000
-1.000000 3.000000
-1
. 000000
-.999999 .000001
-1
. OOOOOO
-.999997 .000003
-1
. UOGO00
-1.000001 -.000001
-1
. 0OO000
-1.000001
-.000001
FIRST 10 CONSECUTI'. <'E VOLTAGE MEASUREMENTS PRINTED ABOVE
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DESIRES VOLTAGE MEASURED V OUTAGE DIFFERENCE
-4.086088 -4.888888 0. 800000
-4.000000 -4.000000 0. OOOOOO
-4.000000 -4.000000 0. 008000
-4.000000 -4.000000 0. OOOOOO
-4.000000 -4.000000 O. OOOOOO
-4.O0OOOO -3.999998 .000010
-4.000000 -4.000000 0. OOOOOO
-4.000000 -4.000000 . OOOOOO
-4.000000 -4.000000 0. OOOOOO
-4.000000 -4.000000 0. OOOOOO
FIRST 10 CONSECUTIVE VOLTAGE MEASUREMENTS PRINTED ABOVE
DESIRES VOLTAGE MEASURED 'v'OLTAGE DIFFERENCE
-4.999S47 -4.999830 . 000017
-4.999847 -4.999860 -. 000013
-4.999847 -4.999830 .000017
-4.999847 -4.999850 -. O06803
-4.999847 -4.999860 -. 000013
-4.999347 -4.999830 .000017
-4.999847 -4.999860 -.000013
-4.999847 -4.999830 . 0OO017
-4.999847 -4.999860 -.000013
-4.999847 -4.999850 -.000003
FIRST 18 CONSECUTIVE VOLTAGE MEASUREMENTS PRINTED ABOVE
DESIRED VOLTAGE MEASURED \'OLTAGE DIFFERENCE
3.141S90 3.141590 0. OOOOOO
3.141590 3.141590 0.000000
3. 141590 3. 141590 0. OOOOOO
3. 141590 3. 141580 -.OOOOIO
3.141590 3.141588 -.000010
3.141590 3.141590 O . 00O0OO
3. 141590 3. 14 1590 0. 000000
3. 141590 3. 141590 0. OOOOOO
3.141590 3.141590 0. OOOOOO
3.141590 3.141590 0. 008000
FIRST 10 CONSECUTIVE VOLTAGE MEASUREMENTS PRINTED ABOVE
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APPENDIX F
EQUIPMENT USED
The following equipment was used in
described in this thesis.
Table F.l Equipment Used
Model Description
HP9845B Computer
HP3455A Digital Voltmeter
HP3325A Synthesizer/Function Generator
HP59500A Mu 1 t iprogrammer Interface
HP6236B Triple Output Power Supply
HP6236B Triple Output Power Supply
Tkx 5440 Tektronix Oscilloscope
(5A48 Dual Trace Amp.)
(5A26 Dual Diff. Amp.)
(5B40 Time Base)
Tkx 2213 60 MHz Oscilloscope
the measurements
Serial #
#1742A01011
#1622A03512
#1748A01578
#1927A01751
#1705A00495
#1705A00441
#B097445
#B014954
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ABSTRACT
The development of new devices which must be powered by bat-
teries has given rise to demands for very low-power analog-to-
digital converters. When continuous operation is not a
requirement, power may be reduced by power switching, operating
the device at very low duty-cycles.
This design for a low-power, 15-bit ADC performs analog-to-
digital conversions on data from two separate channels, 128 times
per second, and is capable of completing both conversions in 330
microseconds, operating at a duty cycle of 4,2 %, The power
consumed was measured at 6.55 raW for the ADC section under these
cir cums t ances .
The magnitude of the differential linearity error was
measured to be 0.247 LSB, with approximately 0.501 LSB of noise.
The calculations and considerations required to design the
circuit were explored in detail.
Some new test circuits for measuring power and completing
static differential linearity error measurements were described.
